- 您現在的位置：買賣IC網 > PDF目錄24619 > 9179BF-01LF (INTEGRATED DEVICE TECHNOLOGY INC) 91 SERIES, LOW SKEW CLOCK DRIVER, 18 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO48 PDF資料下載
參數資料
| 型號： | 9179BF-01LF |
| 廠商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分類： | 時鐘及定時 |
| 英文描述： | 91 SERIES, LOW SKEW CLOCK DRIVER, 18 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO48 |
| 封裝： | SSOP-48 |
| 文件頁數： | 5/10頁 |
| 文件大小： | 176K |
| 代理商： | 9179BF-01LF |
4
ICS9179B-01
Serial Configuration Command Bitmaps
Byte 0: SDRAM Clock Register
A.
For the clock generator to be addressed by an I
2C controller, the following address must be sent as a start
sequence, with an acknowledge bit between each byte.
B.
The clock generator is a slave/receiver I
2C component. It can "read back "(in Philips I2C protocol) the data stored
in the latches for verification. (set R/W# to 1 above). There is no BYTE count supported, so it does not meet
the Intel SMB PIIX4 protocol.
C.
The data transfer rate supported by this clock generator is 100K bits/sec (standard mode)
D.
The input is operating at 3.3V logic levels.
E.
The data byte format is 8 bit bytes.
F.
To simplify the clock generator I
2C interface, the protocol is set to use only block writes from the controller.The
bytes must be accessed in sequential order from lowest to highest byte with the ability to stop after any complete
byte has been transferred. The Command code and Byte count shown above must be sent, but the data is ignored
for those two bytes. The data is loaded until a Stop sequence is issued.
G.
In the power down mode (PWR_DWN# Low), the SDATA and SCLK pins are tristated and the internal data latches
maintain all prior programming information.
H.
At power-on, all registers are set to a default condition. Bytes 0 through 2 default to a 1 (Enabled output state).
General I
2C serial interface information
Notes: 1 = Enabled; 0 = Disabled, outputs held low
Then Byte 0, 1, 2, etc in
sequence until STOP.
Byte 0, 1, 2, etc in sequence until STOP.
Note: PWD = Power-Up Default
相關PDF資料 |
PDF描述 |
|---|---|
| 9179BF-01T | 9179 SERIES, LOW SKEW CLOCK DRIVER, 18 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO48 |
| 9179BF-01LFT | 9179 SERIES, LOW SKEW CLOCK DRIVER, 18 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO48 |
| 9179BF-01 | 9179 SERIES, LOW SKEW CLOCK DRIVER, 18 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO48 |
| 9179BF-03LF-T | 9179 SERIES, LOW SKEW CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO28 |
| 9179BF-03LF | 9179 SERIES, LOW SKEW CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO28 |
相關代理商/技術參數 |
參數描述 |
|---|---|
| 9179BF-01LFT | 功能描述:Clock Fanout Buffer (Distribution) IC 150MHz 48-BSSOP (0.295", 7.50mm Width) 制造商:idt, integrated device technology inc 系列:- 包裝:帶卷（TR） 零件狀態:過期 類型:扇出緩沖器（分配） 電路數:1 比率 - 輸入:輸出:1：18 差分 - 輸入:輸出:無/無 輸入:時鐘 輸出:時鐘 頻率 - 最大值:150MHz 電壓 - 電源:3.135 V ~ 3.465 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:48-BSSOP（0.295"，7.50mm 寬） 供應商器件封裝:48-SSOP 標準包裝:1,000 |
| 9179BF-03LF | 功能描述:時鐘驅動器及分配 RoHS:否 制造商:Micrel 乘法/除法因子:1:4 輸出類型:Differential 最大輸出頻率:4.2 GHz 電源電壓-最大: 電源電壓-最小:5 V 最大工作溫度:+ 85 C 封裝 / 箱體:SOIC-8 封裝:Reel |
| 9179BF-03LFT | 功能描述:時鐘驅動器及分配 RoHS:否 制造商:Micrel 乘法/除法因子:1:4 輸出類型:Differential 最大輸出頻率:4.2 GHz 電源電壓-最大: 電源電壓-最小:5 V 最大工作溫度:+ 85 C 封裝 / 箱體:SOIC-8 封裝:Reel |
| 917A524 | 功能描述:RF 連接器 SMA FEMALE PNL MNT 4 HOLE FLANGE RoHS:否 制造商:Bomar Interconnect 產品:Connectors 射頻系列:BNC 型式:Jack (Female) 極性: 觸點電鍍:Gold 阻抗: 端接類型:Solder 主體類型:Straight Bulkhead 電纜類型: |
| 917A524B | 功能描述:RF 連接器 SMA PNL MNT JACK 4 HOLE BLUNT POST RoHS:否 制造商:Bomar Interconnect 產品:Connectors 射頻系列:BNC 型式:Jack (Female) 極性: 觸點電鍍:Gold 阻抗: 端接類型:Solder 主體類型:Straight Bulkhead 電纜類型: |
發布緊急采購，3分鐘左右您將得到回復。