- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄36332 > 935224710112 (NXP SEMICONDUCTORS) SPECIALTY CONSUMER CIRCUIT, PDIP56 PDF資料下載
參數(shù)資料
| 型號(hào)： | 935224710112 |
| 廠商： | NXP SEMICONDUCTORS |
| 元件分類： | 消費(fèi)家電 |
| 英文描述： | SPECIALTY CONSUMER CIRCUIT, PDIP56 |
| 封裝： | 0.600 INCH, PLASTIC, SOT-400, SDIP-56 |
| 文件頁數(shù)： | 37/75頁 |
| 文件大小： | 522K |
| 代理商： | 935224710112 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁當(dāng)前第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁
1997 Jul 01
42
Philips Semiconductors
Preliminary specication
I2C-bus controlled economy PAL/NTSC
and NTSC TV-processors
TDA837x family
26. When the colour decoder is forced to a fixed subcarrier frequency (via the XA/XB or the CM bits) the chroma trap is
always switched on, also when no colour signal is identified. When 2 crystals are active the chroma trap is switched
off when no colour signal is identified.
27. The
3 dB bandwidth of the circuit can be calculated using the following equation:
28. Valid for a signal amplitude on the Y input of 0.7 V (black-to-white) (100 IRE) with a rise time (10% to 90%) of 70 ns
and the video switch in the Y/C mode. During production the peaking function is not tested by measuring the
overshoots but by measuring the frequency response of the Y output.
29. For video signals with a black level which deviates from the back porch blanking level the signal is ‘stretched’ to the
blanking level. The amount of correction depends on the IRE value of the signal (see Fig.17). The black level is
detected by means of an external capacitor. The black level stretcher can be made inoperative by connecting the pin
to ground. The values given are valid only when the luminance input signal has an amplitude of 1 V (p-p).
30. The slicing level is independent of sync pulse amplitude. The given percentage is the distance between the slicing
level and the black level (back porch). When the amplitude of the sync pulse exceeds the value of 350 mV the sync
separator will slice the sync pulse at a level of 175 mV above top sync. The maximum sync pulse amplitude is
4 V (p-p).
31. To obtain a good performance for both weak signal and VCR playback the time constant of the first control loop is
switched depending on the input signal condition and the condition of the bus. Therefore the circuit contains a noise
detector and the time constant is switched to ‘slow’ when too much noise is present in the signal. In the ‘fast’ mode,
during the vertical retrace time, the phase detector current is increased by 50% so that phase errors due to the head
switching of the VCR are corrected as soon as possible. Switching between the two modes can be made
automatically or overruled by the bus (see Tables 4, 6, 8 and 10).
The circuit contains a video identification circuit which is independent of first loop. This identification circuit can be
used to close or open the first control loop when a video signal is present or not on the input. This ensures a stable
On-Screen-Display (OSD) when just noise is present at the input. The coupling of the video identification circuit with
the first loop can be overruled via the I2C-bus. The coupling between the phase 1 detector and the video identication
circuit is only active for ‘internal’ CVBS signals.
To prevent the horizontal synchronization being disturbed by anti-copy guard signals, such as Macrovision, the
phase detector is gated during the vertical retrace period so that pulses during scan have no effect on the output
voltage. The width of the gate pulse is approximately 22
s. Furthermore the phase detector is gated during the lower
part of the picture (pulse width = 12
s) to prevent disturbances due to overmodulated subtitles. The latter gating is
active only with standard signals (number of lines per frame 625 or 525). During weak signal conditions (noise
detector active) the gating is active during the complete scan period and the width of the gate pulse is reduced to
5.7
s so that the effect of the noise is reduced to a minimum. The output current of the phase detector in the various
conditions are given in Table 57.
32. The ICs have 2 protection inputs.
The protection at pin 42 is intended to be used as ‘flash’ protection. When this protection is activated the horizontal
drive is switched off immediately and then switched on again via the slow start procedure.
The protection on pin 50 is intended for overvoltage (X-ray) protection. When this protection is activated the
horizontal drive can be switched off directly (via the slow stop procedure). It is also possible to continue the horizontal
drive and to set the protection bit (XPR) in the output bytes of the I2C-bus. The choice between the 2 modes of
operation is made with the PRD bit.
f
3dB
–
f
osc 1
1
2Q
--------
–
=
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 935224740112 | SPECIALTY CONSUMER CIRCUIT, PDIP56 |
| 935224770551 | SPECIALTY CONSUMER CIRCUIT, PQFP64 |
| 935224770557 | SPECIALTY CONSUMER CIRCUIT, PQFP64 |
| 935224780112 | SPECIALTY CONSUMER CIRCUIT, PDIP56 |
| 935196680112 | SPECIALTY CONSUMER CIRCUIT, PDIP52 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 9352370001 | 功能描述:HEAT SHRINK SLEEVE RoHS:是 類別:線纜，導(dǎo)線 - 管理 >> 標(biāo)簽，標(biāo)記 系列:HT-SCE 標(biāo)準(zhǔn)包裝:250 系列:CM-SCE 標(biāo)簽類型:標(biāo)準(zhǔn) 標(biāo)簽尺寸:2.00" x 0.25"（50.8mm x 6.4mm） 顏色:白 材質(zhì):聚烯烴 適用于相關(guān)產(chǎn)品:點(diǎn)陣打印機(jī) 包裝:* 工作溫度:-55°C ~ 135°C 其它名稱:A105291CM-SCE-TP-1/4-4H-9 |
| 935241-0001 | 制造商: 功能描述: 制造商:DIGITRAN 功能描述: 制造商:undefined 功能描述: |
| 935241-1 | 制造商:DIGITRAN 功能描述: 制造商:DTRAN 功能描述: |
| 935245650125 | 制造商:NXP Semiconductors 功能描述:Inverter 1-Element CMOS 5-Pin TSSOP T/R |
| 935248-90 | 制造商:JANCO 功能描述:935248-90 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。