- 您現在的位置：買賣IC網 > PDF目錄36338 > 935261617112 (NXP SEMICONDUCTORS) SERIAL INPUT LOADING, 24-BIT DAC, PDSO32 PDF資料下載
參數資料
| 型號： | 935261617112 |
| 廠商： | NXP SEMICONDUCTORS |
| 元件分類： | DAC |
| 英文描述： | SERIAL INPUT LOADING, 24-BIT DAC, PDSO32 |
| 封裝： | 7.50 MM, PLASTIC, SO-32 |
| 文件頁數： | 7/31頁 |
| 文件大?。?/td> | 199K |
| 代理商： | 935261617112 |
第1頁第2頁第3頁第4頁第5頁第6頁當前第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁
2000 Jan 04
15
Philips Semiconductors
Preliminary specication
Multi-channel lter DAC
UDA1328T
9.3.1
CHANNEL SELECTION MODE
A 1-bit value to set the selection mode (either individually
or per-channel) for the volume, mute, polarity control and
silence detect is given in Table 12. The 3-bit value is given
in Table 13.
Table 12 1-bit selection
Note
1. For setting the de-emphasis mode, the ACH bit must
be set to logic 1 before setting the de-emphasis.
Table 13 3-bit selection
9.3.2
VOLUME CONTROL
A 6-bit value to program the channel volume attenuation
(VC5 to VC0). The range is 0 dB to
∞ dB in steps of 1 dB
(see Table 14).
Table 14 Volume settings
ACH(1)
FUNCTION
0
individual channel select; use CH(2 : 0)
1
all channels selected
CH2
CH1
CH0
FUNCTION
0
channel 1 selected
0
1
channel 2 selected
0
1
0
channel 3 selected
0
1
channel 4 selected
1
0
channel 5 selected
1
0
1
channel 6 selected
1
0
not used
1
not used
VC5
VC4
VC3
VC2
VC1
VC0
VOLUME (dB)
000000
0
000001
0
000010
1
000011
2
::::::
:
111011
58
111100
59
111101
60
111110
∞
111111
∞
9.3.3
SUB VOLUME CONTROL
A 2-bit value to program the channel volume attenuation
with a 0.25 dB step (VQ1 and VQ0). To validate the sub
volume settings in these registers, the volume control
registers of corresponding channels must be updated one
after the other.
Table 15 Sub volume settings
9.3.4
MUTE
A 1-bit value to enable the digital mute (the type of mute is
set via the QM bit in the status register).
Table 16 Mute
9.3.5
DIGITAL SILENCE MODE
A 1-bit value to set the digital silence mode. This bit is set
together with the channel address CH2 to CH0 and the
ACH bit.
When the ACH bit is set to logic 0, each channel can be
selected for digital silence detection. When the ACH bit is
set to logic 1 all channels are selected.
Table 17 Digital silence mode
VQ1
VQ0
VOLUME (dB)
0
0.00
01
0.25
10
0.50
11
0.75
MT
FUNCTION
0
no muting
1
muting
DSM
FUNCTION
0
no participation
1
participates
相關PDF資料 |
PDF描述 |
|---|---|
| 935261695118 | 0.25 A SWITCHING REGULATOR, 50 kHz SWITCHING FREQ-MAX, PDSO8 |
| 935256880112 | 0.25 A SWITCHING REGULATOR, 50 kHz SWITCHING FREQ-MAX, PDIP8 |
| 935261695112 | 0.25 A SWITCHING REGULATOR, 50 kHz SWITCHING FREQ-MAX, PDSO8 |
| 935261770518 | 1-CH 9-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PDSO28 |
| 935261770112 | 1-CH 9-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PDSO28 |
相關代理商/技術參數 |
參數描述 |
|---|---|
| 935262025112 | 制造商:NXP Semiconductors 功能描述:SUB ONLY IC |
| 935262217118 | 制造商:NXP Semiconductors 功能描述:Real Time Clock Serial 8-Pin SO T/R |
| 935264217557 | 制造商:NXP Semiconductors 功能描述:SUB ONLY IC |
| 935267356112 | 制造商:NXP Semiconductors 功能描述:IC TEA1507PN |
| 935268081112 | 制造商:NXP Semiconductors 功能描述:SUB ONLY IC |
發布緊急采購，3分鐘左右您將得到回復。