- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄36338 > 935262255557 (NXP SEMICONDUCTORS) 3-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PQFP100 PDF資料下載
參數(shù)資料
| 型號(hào)： | 935262255557 |
| 廠商： | NXP SEMICONDUCTORS |
| 元件分類： | ADC |
| 英文描述： | 3-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PQFP100 |
| 封裝： | PLASTIC, SOT-317-2, QFP-64 |
| 文件頁(yè)數(shù)： | 17/40頁(yè) |
| 文件大小： | 250K |
| 代理商： | 935262255557 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)當(dāng)前第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)
1999 Feb 24
24
Philips Semiconductors
Product specication
Triple high-speed Analog-to-Digital
Converter (ADC)
TDA8752A
GFINE
ne gain correction range
ne register input code = 0;
(see Fig.9)
0
dB
ne register input
code = 31; (see Fig.9)
0.5
dB
Gamp/T
amplier gain stability as a
function of temperature
Vref = 2.5 V with
100 ppm/
°C maximum
variation
200
ppm/
°C
IGC
gain current
±20
A
tstab
amplier gain adjustment
speed
HSYNC active; capacitors
on pins 8, 16 and 24 = 22 nF
25
mdB/
s
Vi(p-p)
input voltage range
(peak-to-peak value)
corresponding to full-scale
output
0.4
1.2
V
tr(Vi)
input voltage rise time
fi = 100 MHz; square wave
2.5
ns
tf(Vi)
input voltage fall time
fi = 100 MHz; square wave
2.5
ns
GE(rms)
channel-to-channel gain
matching (RMS value)
maximum coarse gain;
Tamb =25 °C
1
%
minimum coarse gain;
Tamb =25 °C
2
%
Clamps
PCLP
precision
black level noise on RGB
channels = 10 mV (max.)
(RMS value); Tamb =25 °C
1
+1
LSB
tCOR1
clamp correction time to within
±10 mV
±100 mV black level input
variation; clamp
capacitor = 4.7 nF
300
ns
tCOR2
clamp correction time to less
than 1 LSB
±100 mV black level input
variation; clamp
capacitor = 4.7 nF
10
lines
tW(CLP)
clamp pulse width
500
2000
ns
CLPE
channel-to-channel clamp
matching
1
+1
LSB
Aoff
code clamp reference
clamp register input
code = 0
63.5
LSB
clamp register input
code = 255
64
LSB
Phase-locked loop
jPLL(rms)
long term PLL jitter
(RMS value)
fCLK = 60 MHz; see Table 13
450
ps
fCLK = 100 MHz;
see Table 13
360
ps
DR
divider ratio
100
4095
fref
reference clock frequency
range
15
280
kHz
fPLL
output clock frequency range
12
100
MHz
SYMBOL
PARAMETER
CONDITIONS
MIN.
TYP.
MAX.
UNIT
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 935266896551 | 3-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PQFP100 |
| 935266896557 | 3-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PQFP100 |
| 935262255551 | 3-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PQFP100 |
| 935262254557 | 3-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PQFP100 |
| 935262318518 | COLOR SIGNAL ENCODER, PQFP44 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 935264217557 | 制造商:NXP Semiconductors 功能描述:SUB ONLY IC |
| 935267356112 | 制造商:NXP Semiconductors 功能描述:IC TEA1507PN |
| 935268081112 | 制造商:NXP Semiconductors 功能描述:SUB ONLY IC |
| 935268721125 | 制造商:NXP Semiconductors 功能描述:Buffer/Line Driver 1-CH Non-Inverting 3-ST CMOS 5-Pin TSSOP T/R |
| 935269304128 | 制造商:ST-Ericsson 功能描述:IC AUDIO CODEC W/TCH SCRN 48LQFP |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。