- 您現在的位置：買賣IC網 > PDF目錄36343 > 935272702518 (NXP SEMICONDUCTORS) 3-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PQFP144 PDF資料下載
參數資料
| 型號： | 935272702518 |
| 廠商： | NXP SEMICONDUCTORS |
| 元件分類： | ADC |
| 英文描述： | 3-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PQFP144 |
| 封裝： | 20 X 20 MM, 1.40 MM HEIGHT, LEAD FREE, PLASTIC, SOT-486-1, LQFP-144 |
| 文件頁數： | 8/61頁 |
| 文件大小： | 326K |
| 代理商： | 935272702518 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁當前第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁
2004 May 18
16
Philips Semiconductors
Product specication
Triple 8-bit video ADC up to 270 Msps
TDA8754
8
FUNCTIONAL DESCRIPTION
This triple high-speed 8-bit ADC is designed to convert
RGB/YUV signals coming from an analog source into
digital data used by a LCD driver (pixel clock up to
270 MHz with analog source) or projections systems.
8.1
Power management
It is possible to put the TDA8754 in standby mode by
setting bit STBY = 1 or to put the whole device in power-
down mode by setting pin PWD to HIGH level.
8.1.1
STANDBY MODE
In standby mode, the status of the blocks is as follows:
Activity detection, I2C-bus slave, sync separator and
SOG are still active
Pixel counter, ADCs, demultiplexers, AGC and clamp
cells are inactive
Output buffers to the RGB block (RGB 0 to 7, CKDATA,
DEO, HSYNCO and VSYNCO) are in high-impedance
state
Output HPDO is still active
Output buffers (ROR, BOR, GOR, CKREFO, CSYNCO,
CLPO and FIELDO) are in a LOW-level state.
8.1.2
POWER-DOWN MODE
In power-down mode the status of the blocks is as follows:
All digital inputs and outputs are in high-impedance
state
All blocks are inactive (I2C-bus, activity detection, ADCs,
etc.)
Analog output is left uncontrolled
I2C-bus is left in high-impedance state.
8.2
Analog video input
The RGB/YUV video inputs are externally AC coupled and
are internally DC polarized. The synchronization signals
are also used by the device as input for the internal PLL
and the automatic clamp.
8.2.1
ANALOG MULTIPLEXERS
The TDA8754 has two analog inputs (RGB input 1 and
RGB input 2) selectable via the I2C-bus.
The sync management can be achieved in several ways:
Choice between two analog inputs HSYNC and two
analog inputs VSYNC
Choice between two analog inputs CHSYNC
Choice between two analog inputs SOG.
8.2.2
ACTIVITY DETECTION
When a signal is connected or disconnected on
pins HSYNC1(2), CHSYNC1(2), VSYNC1(2) and
SOG1(2), then bit HPDO is set to logic 1 and pin HPDO is
set to HIGH to advise the user of a change. Bit HPDO is
set to logic 0 and pin HPDO is set to LOW when register
ACTIVITY2 has been read.
When the synchronization pulse on pin SOG is 3-level, the
system will automatically be able to detect that a 3-level
sync is present and will force bit 3LEVEL to logic 1. It is
possible to disable this function with bit FTRILEVEL.
When an interlaced signal is detected, bit ACFIELD is set
to logic 1. When the signal detected is progressive, this bit
is set to logic 0. Any change in this bit results into setting
bit HPDO = 1 and pin HPDO = HIGH.
A field detection unit is available on pin FIELDO which
output is given by the sync separator. The field identity is
given by pin FIELDO. This pin gives the field of interlaced
signal input.
An automatic polarity detection is also available on
pins HSYNC1(2), VSYNC1(2) and CHSYNC1(2). The
output on pin HPDO is not affected by the change of
polarity of these inputs.
8.2.3
ADC
The three ADCs are designed to convert R, G and B
(or Y, U and V) signals at a maximum frequency of
270 Msps. The ADC input range is 1 V (p-p) full-scale and
the pipeline delay is 2 ADC clock cycles from the input
sampling to the data output.
The reference ladders regulators are integrated.
相關PDF資料 |
PDF描述 |
|---|---|
| 935272704551 | 3-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PQFP144 |
| 935272703518 | 3-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PQFP144 |
| 935273871518 | 3-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PQFP144 |
| 935272706518 | 3-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PQFP144 |
| 935272703551 | 3-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PQFP144 |
相關代理商/技術參數 |
參數描述 |
|---|---|
| 935275527134 | 制造商:NXP Semiconductors 功能描述:IC BUS SWITCH OCTAL QUAD 20TSSOP |
| 935277864112 | 制造商:NXP Semiconductors 功能描述:IC CPU |
| 935278818112 | 制造商:NXP Semiconductors 功能描述:LCD DRVR 20DIGIT 2.5V/3.3V/5V 56-Pin VSO Tube |
| 935280517132 | 制造商:NXP Semiconductors 功能描述:IC TRANSLATING BUFFER 6XSON |
| 935281751112 | 制造商:NXP Semiconductors 功能描述:IC BUFFER/DVR 16BIT 3ST 48TSSOP |
發布緊急采購，3分鐘左右您將得到回復。