- 您現在的位置：買賣IC網 > PDF目錄373911 > AD7621ACPRL (ANALOG DEVICES INC) 16-Bit, 1 LSB INL, 3 MSPS PulSAR ADC PDF資料下載
參數資料
| 型號： | AD7621ACPRL |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | ADC |
| 英文描述： | 16-Bit, 1 LSB INL, 3 MSPS PulSAR ADC |
| 中文描述： | 1-CH 16-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL/PARALLEL ACCESS, QCC48 |
| 封裝： | MO-220-VKKD-2, LFCSP-48 |
| 文件頁數： | 15/26頁 |
| 文件大?。?/td> | 265K |
| 代理商： | AD7621ACPRL |
REV. Pr D
PRELIMINARY TECHNICAL DATA
AD7621
–15–
CIRCUIT INFORMATION
The AD7621 is a very fast, low-power, single-supply,
precise 16-bit analog-to-digital converter (ADC) using
successive approximation architecture.
The AD7621 features different modes to optimize perfor-
mances according to the applications.
In Warp mode, the AD7621 is capable of converting
3,000,000 samples per second (3 MSPS).
The AD7621 provides the user with an on-chip
track/hold, successive approximation ADC that does not
exhibit any pipeline or latency, making it ideal for mul-
tiple multiplexed channel applications.
The AD7621 can be operated from a single 2.5 V supply
and be interfaced to either 5 V or 3.3 V or 2.5 V digital
logic. It is housed in a 48-lead LQFP or a tiny LFCSP
packages that combines space savings and allows flexible
configurations as either serial or parallel interface. The
AD7621 is pin-to-pin-compatible with the AD7674.
CONVERTER OPERATION
The AD7621 is a successive approximation analog-to-
digital converter based on a charge redistribution DAC.
Figure 3 shows the simplified schematic of the ADC.
The capacitive DAC consists of two identical arrays of 16
binary weighted capacitors which are connected to the two
comparator inputs.
During the acquisition phase, terminals of the array tied to
the comparator’s input are connected to AGND via SW
+
and SW
-
. All independent switches are connected to the
analog inputs. Thus, the capacitor arrays are used as sam-
pling capacitors and acquire the analog signal on IN+ and
IN- inputs. When the acquisition phase is complete and
the
CNVST
input goes low, a conversion phase is initi-
ated. When the conversion phase begins, SW
+
and SW
-
are
opened first. The two capacitor arrays are then discon-
SW
+
MSB
32,768C
16,384C
4C
2C
C
C
IN+
LSB
COMP
SW
-
CONTROL
LOGIC
SWITCHES CONTROL
BUSY
OUTPUT CODE
CNVST
REF
REFGND
MSB
32,768C
16,384C
4C
2C
C
C
IN -
LSB
Figure 3. ADC Simplified Schematic
nected from the inputs and connected to the REFGND
input. Therefore, the differential voltage between the in-
puts IN+ and IN- captured at the end of the acquisition
phase is applied to the comparator inputs, causing the
comparator to become unbalanced. By switching each
element of the capacitor array between REFGND or REF,
the comparator input varies by binary weighted voltage
steps (V
REF
/2, V
REF
/4 . . . V
REF
/65536). The control logic
toggles these switches, starting with the MSB first, in
order to bring the comparator back into a balanced condi-
tion. After the completion of this process, the control
logic generates the ADC output code and brings BUSY
output low.
Modes of Operation
The AD7621 features three modes of operations, Warp,
Normal, and Impulse. Each of these modes is more suit-
able for specific applications.
The Warp mode allows the fastest conversion rate up to
3 MSPS. However, in this mode, and this mode only, the
full specified accuracy is guaranteed only when the time
between conversion does not exceed 1 ms. If the time be-
tween two consecutive conversions is longer than 1 ms, for
instance, after power-up, the first conversion result should
be ignored. This mode makes the AD7621 ideal for appli-
cations where fast sample rate are required.
The normal mode is the fastest mode (2 MSPS) without
any limitation about the time between conversions. This
mode makes the AD7621 ideal for asynchronous appli-
cations such as data acquisition systems, where both high
accuracy and fast sample rate are required.
The impulse mode, the lowest power dissipation mode,
allows power saving between conversions. The maximum
throughput in this mode is 1.25 MSPS. This feature
makes the AD7621 ideal for battery-powered applications.
相關PDF資料 |
PDF描述 |
|---|---|
| AD7621AST | 16-Bit, 1 LSB INL, 3 MSPS PulSAR ADC |
| AD7621ASTRL | 16-Bit, 1 LSB INL, 3 MSPS PulSAR ADC |
| AD7628 | ECONOLINE: REC2.2-S_DRW(Z)/H* - 2.2W DIP Package- 1kVDC Isolation- Regulated Output- 4.5-9V, 9-18V, 18-36V, 36-72V Wide Input Range 2 : 1- UL94V-0 Package Material- Continuous Short Circiut Protection- Cost Effective- 100% Burned In- Efficiency to 84% |
| AD7628BQ | CMOS Dual 8-Bit Buffered Multiplying DAC |
| AD7628KN | CMOS Dual 8-Bit Buffered Multiplying DAC |
相關代理商/技術參數 |
參數描述 |
|---|---|
| AD7621ACPZ | 功能描述:IC ADC 16BIT 2MSPS DIFF 48LFCSP RoHS:是 類別:集成電路 (IC) >> 數據采集 - 模數轉換器 系列:PulSAR® 其它有關文件:TSA1204 View All Specifications 標準包裝:1 系列:- 位數:12 采樣率（每秒）:20M 數據接口:并聯 轉換器數目:2 功率耗散（最大）:155mW 電壓電源:模擬和數字 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-TQFP 供應商設備封裝:48-TQFP（7x7） 包裝:Digi-Reel® 輸入數目和類型:4 個單端，單極；2 個差分，單極 產品目錄頁面:1156 (CN2011-ZH PDF) 其它名稱:497-5435-6 |
| AD7621ACPZ1 | 制造商:AD 制造商全稱:Analog Devices 功能描述:16-Bit, 2 LSB INL, 3 MSPS PulSAR?? ADC |
| AD7621ACPZRL | 功能描述:IC ADC 16BIT 2MSPS DIFF 48LFCSP RoHS:是 類別:集成電路 (IC) >> 數據采集 - 模數轉換器 系列:PulSAR® 標準包裝:1 系列:- 位數:14 采樣率（每秒）:83k 數據接口:串行，并聯 轉換器數目:1 功率耗散（最大）:95mW 電壓電源:雙 ± 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:28-DIP（0.600"，15.24mm） 供應商設備封裝:28-PDIP 包裝:管件 輸入數目和類型:1 個單端，雙極 |
| AD7621ACPZRL1 | 制造商:AD 制造商全稱:Analog Devices 功能描述:16-Bit, 2 LSB INL, 3 MSPS PulSAR?? ADC |
| AD7621AST | 制造商:Analog Devices 功能描述:ADC Single SAR 3Msps 16-bit Parallel/Serial 48-Pin LQFP 制造商:Analog Devices 功能描述:IC 16-BIT ADC |
發布緊急采購，3分鐘左右您將得到回復。