欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數(shù)資料
型號: AD7621ASTRL
廠商: ANALOG DEVICES INC
元件分類: ADC
英文描述: 16-Bit, 1 LSB INL, 3 MSPS PulSAR ADC
中文描述: 1-CH 16-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL/PARALLEL ACCESS, PQFP48
封裝: MO-026-BBC, LQFP-48
文件頁數(shù): 4/26頁
文件大小: 265K
代理商: AD7621ASTRL
REV. Pr D
PRELIMINARY TECHNICAL DATA
AD7621
TIMING SPECIFICATIONS (continued)
–4–
Table I. Serial clock timings in Master Read after Convert
DIVSCLK[1]
DIVSCLK[0]
SYNC to SCLK First Edge Delay Minimum
Internal SCLK Period minimum
Internal SCLK Period Maximum
Internal SCLK HIGH Minimum
Internal SCLK LOW Minimum
SDOUT Valid Setup Time Minimum
SDOUT Valid Hold Time Minimum
SCLK Last Edge to SYNC Delay Minimum
Busy High Width Maximum (Warp)
Busy High Width Maximum (Normal)
Busy High Width Maximum (Impulse)
0
0
TBD
TBD
TBD
TBD
TBD
TBD
TBD
TBD
TBD
TBD
TBD
0
1
TBD
TBD
TBD
TBD
TBD
TBD
TBD
TBD
TBD
TBD
TBD
1
0
TBD
TBD
TBD
TBD
TBD
TBD
TBD
TBD
TBD
TBD
TBD
1
1
TBD
TBD
TBD
TBD
TBD
TBD
TBD
TBD
TBD
TBD
TBD
unit
t
18
t
19
t
19
t
20
t
21
t
22
t
23
t
24
t
28
t
28
t
28
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
REFER TO FIGURES 18 AND 19 (Master Serial Interface Modes)
2
CS
LOW to SYNC Valid Delay
CS
LOW to Internal SCLK Valid Delay
CS
LOW to SDOUT Delay
CNVST
LOW to SYNC Delay
(Warp Mode/Normal Mode/Impulse Mode)
SYNC Asserted to SCLK First Edge Delay
3
Internal SCLK Period
Internal SCLK HIGH
3
Internal SCLK LOW
3
SDOUT Valid Setup Time
3
SDOUT Valid Hold Time
3
SCLK Last Edge to SYNC Delay
3
CS
HIGH to SYNC HI-Z
CS
HIGH to Internal SCLK HI-Z
CS
HIGH to SDOUT HI-Z
BUSY HIGH in Master Serial Read after Convert
3
CNVST
LOW to SYNC Asserted Delay
(Warp Mode/Normal Mode/Impulse Mode)
SYNC Deasserted to BUSY LOW Delay
t
14
t
15
t
16
t
17
TBD
TBD
TBD
ns
ns
ns
ns
TBD
t
18
t
19
t
20
t
21
t
22
t
23
t
24
t
25
t
26
t
27
t
28
t
29
TBD
TBD
TBD
TBD
TBD
TBD
TBD
ns
ns
ns
ns
ns
ns
TBD
TBD
TBD
TBD
ns
ns
ns
ns
ns
See Table I
TBD
t
30
TBD
ns
REFER TO FIGURES 20 AND 22 (Slave Serial Interface Modes)
External SCLK Setup Time
External SCLK Active Edge to SDOUT Delay
SDIN Setup Time
SDIN Hold Time
External SCLK Period
External SCLK HIGH
External SCLK LOW
t
31
t
32
t
33
t
34
t
35
t
36
t
37
5
2
TBD
TBD
12.5
5
5
ns
ns
ns
ns
ns
ns
ns
7
NOTES
1
In warp mode only, the maximum time between conversions is 1ms; otherwise, there is no required maximum time.
2
In serial interface modes, the SYNC, SCLK, and SDOUT timings are defined with a maximum load C
L
of 10 pF; otherwise, the load is 60 pF maximum.
3
In serial master read during convert mode. See Table I for serial master read after convert mode.
Specifications subject to change without notice.
Symbol
Min
Typ
Max
Unit
相關(guān)PDF資料
PDF描述
AD7628 ECONOLINE: REC2.2-S_DRW(Z)/H* - 2.2W DIP Package- 1kVDC Isolation- Regulated Output- 4.5-9V, 9-18V, 18-36V, 36-72V Wide Input Range 2 : 1- UL94V-0 Package Material- Continuous Short Circiut Protection- Cost Effective- 100% Burned In- Efficiency to 84%
AD7628BQ CMOS Dual 8-Bit Buffered Multiplying DAC
AD7628KN CMOS Dual 8-Bit Buffered Multiplying DAC
AD7628KP ECONOLINE: REC2.2-S_DRW(Z)/H* - 2.2W DIP Package- 1kVDC Isolation- Regulated Output- 4.5-9V, 9-18V, 18-36V, 36-72V Wide Input Range 2 : 1- UL94V-0 Package Material- Continuous Short Circiut Protection- Cost Effective- 100% Burned In- Efficiency to 84%
AD7628KR CMOS Dual 8-Bit Buffered Multiplying DAC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD7621ASTZ 功能描述:IC ADC 16BIT 2MSPS DIFF 48-LQFP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:PulSAR® 標準包裝:1 系列:microPOWER™ 位數(shù):8 采樣率(每秒):1M 數(shù)據(jù)接口:串行,SPI? 轉(zhuǎn)換器數(shù)目:1 功率耗散(最大):- 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:24-VFQFN 裸露焊盤 供應商設備封裝:24-VQFN 裸露焊盤(4x4) 包裝:Digi-Reel® 輸入數(shù)目和類型:8 個單端,單極 產(chǎn)品目錄頁面:892 (CN2011-ZH PDF) 其它名稱:296-25851-6
AD7621ASTZ1 制造商:AD 制造商全稱:Analog Devices 功能描述:16-Bit, 2 LSB INL, 3 MSPS PulSAR?? ADC
AD7621ASTZRL 功能描述:IC ADC 16BIT 2MSPS DIFF 48LQFP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:PulSAR® 標準包裝:1 系列:- 位數(shù):14 采樣率(每秒):83k 數(shù)據(jù)接口:串行,并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散(最大):95mW 電壓電源:雙 ± 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:28-DIP(0.600",15.24mm) 供應商設備封裝:28-PDIP 包裝:管件 輸入數(shù)目和類型:1 個單端,雙極
AD7621ASTZRL1 制造商:AD 制造商全稱:Analog Devices 功能描述:16-Bit, 2 LSB INL, 3 MSPS PulSAR?? ADC
ad7621xst-u2 制造商:Analog Devices 功能描述:16-BIT, 1 LSB INL, 3 MSPS PULSAR- ADC - Bulk
主站蜘蛛池模板: 凌源市| 依安县| 洛扎县| 曲水县| 深圳市| 河间市| 鄄城县| 信阳市| 新闻| 和田市| 屯昌县| 东源县| 五常市| 呼图壁县| 商水县| 罗城| 田阳县| 吕梁市| 洪洞县| 乐安县| 甘肃省| 江阴市| 武穴市| 临夏市| 桓台县| 莱阳市| 尖扎县| 蓬溪县| 九龙城区| 上犹县| 临沭县| 恩平市| 蓬安县| 泗阳县| 宿迁市| 三原县| 大悟县| 滦平县| 莲花县| 客服| 肥城市|