- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373911 > AD7651ASTRL (ANALOG DEVICES INC) 16-Bit 100 kSPS PulSAR Unipolar ADC with Reference PDF資料下載
參數(shù)資料
| 型號(hào)： | AD7651ASTRL |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | ADC |
| 英文描述： | 16-Bit 100 kSPS PulSAR Unipolar ADC with Reference |
| 中文描述： | 1-CH 16-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL/PARALLEL ACCESS, PQFP48 |
| 封裝： | MS-026BBC, LQFP-48 |
| 文件頁(yè)數(shù)： | 9/28頁(yè) |
| 文件大小： | 709K |
| 代理商： | AD7651ASTRL |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)當(dāng)前第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)
AD7651
Pin No.
16
Mnemonic
D7 or
RDC/SDIN
Type
1
DI/O
Description
When SER/PAR is LOW, this output is used as Bit 7 of the parallel port data output bus.
When SER/PAR is HIGH, this input, part of the serial port, is used as either an external data input or a
read mode selection input depending on the state of EXT/INT.
When EXT/INT is HIGH, RDC/SDIN could be used as a data input to daisy-chain the conversion results
from two or more ADCs onto a single SDOUT line. The digital data level on SDIN is output on DATA
with a delay of 16 SCLK periods after the initiation of the read sequence.
When EXT/INT is LOW, RDC/SDIN is used to select the read mode. When RDC/SDIN is HIGH, the data
is output on SDOUT during conversion. When RDC/SDIN is LOW, the data can be output on SDOUT
only when the conversion is complete.
Input/Output Interface Digital Power Ground.
Input/Output Interface Digital Power. Nominally at the same supply as the host interface (5 V or 3 V).
Digital Power. Nominally at 5 V.
Digital Power Ground.
When SER/PAR is LOW, this output is used as Bit 8 of the parallel port data output bus.
When SER/PAR is HIGH, this output, part of the serial port, is used as a serial data output
synchronized to SCLK. Conversion results are stored in an on-chip register. The AD7651 provides the
conversion result, MSB first, from its internal shift register. The DATA format is determined by the
logic level of OB/2C. In serial mode when EXT/INT is LOW, SDOUT is valid on both edges of SCLK. In
serial mode when EXT/INT is HIGH, if INVSCLK is LOW, SDOUT is updated on the SCLK rising edge and
valid on the next falling edge; if INVSCLK is HIGH, SDOUT is updated on the SCLK falling edge and
valid on the next rising edge.
When SER/PAR is LOW, this output is used as Bit 9 of the parallel port data or SCLK output bus.
When SER/PAR is HIGH, this pin, part of the serial port, is used as a serial data clock input or output,
depending upon the logic state of the EXT/INT pin. The active edge where the data SDOUT is
updated depends upon the logic state of the INVSCLK pin.
When SER/PAR is LOW, this output is used as Bit 10 of the parallel port data output bus.
When SER/PAR is HIGH, this output, part of the serial port, is used as a digital output frame
synchronization for use with the internal data clock (EXT/INT = logic LOW). When a read sequence is
initiated and INVSYNC is LOW, SYNC is driven HIGH and remains HIGH while the SDOUT output is
valid. When a read sequence is initiated and INVSYNC is HIGH, SYNC is driven LOW and remains LOW
while the SDOUT output is valid.
When SER/PAR is LOW, this output is used as Bit 11 of the parallel port data output bus. When
SER/PAR and EXT/INT are HIGH, this output, part of the serial port, is used as an incomplete read error
flag. In slave mode, when a data read is started and not complete when the following conversion is
complete, the current data is lost and RDERROR is pulsed HIGH.
Bit 12 to Bit 15 of the Parallel Port Data Output Bus. These pins are always outputs regardless of the
state of SER/PAR.
Busy Output. Transitions HIGH when a conversion is started and remains HIGH until the conversion is
complete and the data is latched into the on-chip shift register. The falling edge of BUSY could be
used as a data ready clock signal.
Must Be Tied to Digital Ground.
Read Data. When CS and RD are both LOW, the interface parallel or serial output bus is enabled.
Chip Select. When CS and RD are both LOW, the interface parallel or serial output bus is enabled. CS
is also used to gate the external clock.
Reset Input. When set to a logic HIGH, this pin resets the AD7651 and the current conversion, if any,
is aborted. If not used, this pin could be tied to DGND.
Power-Down Input. When set to a logic HIGH, power consumption is reduced and conversions are
inhibited after the current one is completed.
Start Conversion. If CNVST is HIGH when the acquisition phase (t
8
) is complete, the next falling edge
on CNVST puts the internal sample/hold into the hold state and initiates a conversion. The mode is
most appropriate if low sampling jitter is desired. If CNVST is LOW when the acquisition phase (t
8
) is
complete, the internal sample/hold is put into the hold state and a conversion is immediately
started.
Reference Input Voltage. On-chip reference output voltage.
Reference Input Analog Ground.
Analog Input Ground.
17
18
19
20
21
OGND
OVDD
DVDD
DGND
D8 or
SDOUT
P
P
P
P
DO
22
D9 or
SCLK
DI/O
23
D10 or
SYNC
DO
24
D11 or
RDERROR
DO
25–28
D[12:15]
DO
29
BUSY
DO
30
31
32
DGND
RD
CS
P
DI
DI
33
RESET
DI
34
PD
DI
35
CNVST
DI
37
38
39
REF
REFGND
INGND
AI/O
AI
AI
Rev. 0 | Page 9 of 28
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD7654 | Dual 2-Channel Simultaneous Sampling SAR 500 kSPS 16-Bit ADC |
| AD7654ACP | Dual 2-Channel Simultaneous Sampling SAR 500 kSPS 16-Bit ADC |
| AD7654ACPRL | Dual 2-Channel Simultaneous Sampling SAR 500 kSPS 16-Bit ADC |
| AD7654AST | Dual 2-Channel Simultaneous Sampling SAR 500 kSPS 16-Bit ADC |
| AD7654ASTRL | Dual 2-Channel Simultaneous Sampling SAR 500 kSPS 16-Bit ADC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD7651ASTZ | 功能描述:IC ADC 16BIT 100KSPS 48-LQFP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:PulSAR® 標(biāo)準(zhǔn)包裝:1 系列:microPOWER™ 位數(shù):8 采樣率（每秒）:1M 數(shù)據(jù)接口:串行，SPI? 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:- 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:24-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:24-VQFN 裸露焊盤（4x4） 包裝:Digi-Reel® 輸入數(shù)目和類型:8 個(gè)單端，單極 產(chǎn)品目錄頁(yè)面:892 (CN2011-ZH PDF) 其它名稱:296-25851-6 |
| AD7651ASTZ | 制造商:Analog Devices 功能描述:16BIT SAR ADC REF 7651 LQFP48 |
| AD7651ASTZRL | 功能描述:IC ADC 16BIT UNIPOLAR 48LFCSP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:PulSAR® 標(biāo)準(zhǔn)包裝:1,000 系列:- 位數(shù):12 采樣率（每秒）:300k 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:75mW 電壓電源:單電源 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:24-SOIC 包裝:帶卷 (TR) 輸入數(shù)目和類型:1 個(gè)單端，單極；1 個(gè)單端，雙極 |
| AD7652 | 制造商:AD 制造商全稱:Analog Devices 功能描述:16-Bit 1 MSPS SAR Unipolar ADC with Ref |
| AD7652ACP | 制造商:Analog Devices 功能描述:ADC Single SAR 500ksps 16-bit Parallel/Serial 48-Pin LFCSP EP 制造商:Rochester Electronics LLC 功能描述:16-BIT 500KSPS SAR UNIPOLAR ADC W/ REF - Bulk 制造商:Analog Devices 功能描述:16BIT SAR ADC REF 7652 LFSCP-48 |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。