- 您現在的位置：買賣IC網 > PDF目錄373927 > AD7687 (Analog Devices, Inc.) +3.3V, 2.7Gbps Dual 2 x 2 Crosspoint Switch PDF資料下載
參數資料
| 型號： | AD7687 |
| 廠商： | Analog Devices, Inc. |
| 英文描述： | +3.3V, 2.7Gbps Dual 2 x 2 Crosspoint Switch |
| 中文描述： | 3MW的，100ksps的14位ADC的6引腳SOT - 23 |
| 文件頁數： | 18/20頁 |
| 文件大小： | 480K |
| 代理商： | AD7687 |
AD7940
For example, if the ADSP-2189 had a 20 MHz crystal, such that
it had a master clock frequency of 40 MHz, the master cycle
time would be 25 ns. If the SCLKDIV register is loaded with the
value 7, then a SCLK of 2.5 MHz is obtained, and 16 master
clock periods will elapse for every 1 SCLK period. Depending
on the throughput rate selected, if the timer register was loaded
with the value 803 (803 + 1 = 804), then 50.25 SCLKs will occur
between interrupts and subsequently between transmit instruc-
tions. This situation will result in nonequidistant sampling since the
transmit instruction is occurring on a SCLK edge. If the number of
SCLKs between interrupts is a whole integer figure of N, then equi-
distant sampling will be implemented by the DSP.
Rev. 0 | Page 18 of 20
AD7940 TO DSP563xx
The connection diagram in Figure 23 shows how the AD7940
can be connected to the ESSI (synchronous serial interface) of
the DSP-563xx family of DSPs from Motorola. Each ESSI (two
on board) is operated in synchronous mode (SYN bit in CRB =
1) with internally generated 1-bit clock period frame sync for
both Tx and Rx (Bits FSL1 = 0 and FSL0 = 0 in CRB). Normal
operation of the ESSI is selected by making MOD = 0 in the
CRB. Set the word length to 16 by setting bits WL1 = 1 and WL0
= 0 in CRA. The FSP bit in the CRB should be set to 1 so that
the frame sync is negative. It should be noted that for signal
processing applications, it is imperative that the frame synchro-
nization signal from the DSP-563xx provide equidistant
sampling.
In the example shown in Figure 23, the serial clock is taken from
the ESSI so the SCK0 pin must be set as an output, SCKD = 1.
0
SCLK
AD7940*
DOUT
CS
DSP-563xx*
SCK
*ADDITIONAL PINS OMITTED FOR CLARITY
SRD
STD
Figure 23. Interfacing to the DSP-563xx
相關PDF資料 |
PDF描述 |
|---|---|
| AD7683ARM | 16-Bit, 100 kSPS PulSAR ADC in MSOP/QFN |
| AD7683ARMRL7 | 16-Bit, 100 kSPS PulSAR ADC in MSOP/QFN |
| AD7683BRM | 16-Bit, 100 kSPS PulSAR ADC in MSOP/QFN |
| AD7940 | 3mW, 100kSPS, 14-Bit ADC in 6-Lead SOT-23 |
| AD7683BRMRL7 | 16-Bit, 100 kSPS PulSAR ADC in MSOP/QFN |
相關代理商/技術參數 |
參數描述 |
|---|---|
| AD76871 | 制造商:AD 制造商全稱:Analog Devices 功能描述:18-Bit, 2 MSPS PulSAR 15 mW ADC in LFCSP (QFN) |
| AD7687BCPZ-R2 | 制造商:Analog Devices 功能描述: |
| AD7687BCPZRL | 功能描述:IC ADC 16BIT SAR 250KSPS 10LFCSP RoHS:是 類別:集成電路 (IC) >> 數據采集 - 模數轉換器 系列:PulSAR® 標準包裝:1,000 系列:- 位數:12 采樣率（每秒）:300k 數據接口:并聯 轉換器數目:1 功率耗散（最大）:75mW 電壓電源:單電源 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC（0.295"，7.50mm 寬） 供應商設備封裝:24-SOIC 包裝:帶卷 (TR) 輸入數目和類型:1 個單端，單極；1 個單端，雙極 |
| AD7687BCPZRL7 | 功能描述:IC ADC 16BIT SAR 250KSPS 10LFCSP RoHS:是 類別:集成電路 (IC) >> 數據采集 - 模數轉換器 系列:PulSAR® 其它有關文件:TSA1204 View All Specifications 標準包裝:1 系列:- 位數:12 采樣率（每秒）:20M 數據接口:并聯 轉換器數目:2 功率耗散（最大）:155mW 電壓電源:模擬和數字 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-TQFP 供應商設備封裝:48-TQFP（7x7） 包裝:Digi-Reel® 輸入數目和類型:4 個單端，單極；2 個差分，單極 產品目錄頁面:1156 (CN2011-ZH PDF) 其它名稱:497-5435-6 |
| AD7687BRM | 制造商:Analog Devices 功能描述:ADC Single SAR 250ksps 16-bit Serial 10-Pin MSOP Tube 制造商:Analog Devices 功能描述:IC 16-BIT ADC |
發布緊急采購，3分鐘左右您將得到回復。