欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: AD7714
廠商: Analog Devices, Inc.
英文描述: Signal Conditioning ADC(信號調節A/D轉換器)
中文描述: 信號調理模數轉換器(信號調節的A / D轉換器)
文件頁數: 10/40頁
文件大小: 321K
代理商: AD7714
AD7714
REV. C
–10–
PIN FUNCTION DESCRIPTION (Continued)
Pin
No. Mnemonic
Function
19
CS
Chip Select. Active low Logic Input used to select the AD7714. With this input hard-wired low, the AD7714
can operate in its three-wire interface mode with SCLK, DIN and DOUT used to interface to the device.
CS
can be used to select the device in systems with more than one device on the serial bus or as a frame
synchronization signal in communicating with the AD7714.
Logic output. A logic low on this output indicates that a new output word is available from the AD7714 data
register. The
DRDY
pin will return high upon completion of a read operation of a full output word. If no data
read has taken place, after an output update, the
DRDY
line will return high for 500
×
t
CLKIN
cycles prior to
the next output update. This gives an indication of when a read operation should not be attempted to avoid
reading from the data register as it is being updated.
DRDY
is also used to indicate when the AD7714 has
completed its on-chip calibration sequence.
Serial Data Output with serial data being read from the output shift register on the part. This output shift
register can contain information from the calibration registers, mode register, communications register, filter
selection registers or data register depending on the register selection bits of the Communications Register.
Serial Data Input with serial data being written to the input shift register on the part. Data from this input shift
register is transferred to the calibration registers, mode register, communications register or filter selection
registers depending on the register selection bits of the Communications Register.
Digital Supply Voltage, A Grade Versions: +3.3V or +5 V nominal; Y Grade Versions: 3 V or 5 V nominal.
Ground reference point for digital circuitry.
20
DRDY
21
DOUT
22
DIN
23
24
DV
DD
DGND
BIPOLAR NEGATIVE FULL-SCALE ERROR
This is the deviation of the first code transition from the ideal
AIN(+) voltage (AIN(–) – V
REF
/GAIN + 0.5LSB) when operat-
ing in the bipolar mode.
POSITIVE FULL-SCALE OVERRANGE
Positive Full-Scale Overrange is the amount of overhead avail-
able to handle input voltages on AIN(+) input greater than
AIN(–) + V
REF
/GAIN (for example, noise peaks or excess volt-
ages due to system gain errors in system calibration routines)
without introducing errors due to overloading the analog modu-
lator or overflowing the digital filter.
NEGATIVE FULL-SCALE OVERRANGE
This is the amount of overhead available to handle voltages on
AIN(+) below AIN(–) – V
REF
/GAIN without overloading the
analog modulator or overflowing the digital filter. Note that the
analog input will accept negative voltage peaks even in the uni-
polar mode provided that AIN(+) is greater than AIN(–) and
greater than AGND – 30mV.
OFFSET CALIBRATION RANGE
In the system calibration modes, the AD7714 calibrates its
offset with respect to the analog input. The Offset Calibration
Range specification defines the range of voltages that the
AD7714 can accept and still calibrate offset accurately.
FULL-SCALE CALIBRATION RANGE
This is the range of voltages that the AD7714 can accept in the
system calibration mode and still calibrate full scale correctly.
INPUT SPAN
In system calibration schemes, two voltages applied in sequence
to the AD7714’s analog input define the analog input range.
The input span specification defines the minimum and maxi-
mum input voltages from zero to full scale that the AD7714 can
accept and still calibrate gain accurately.
TERMINOLOGY*
INTEGRAL NONLINEARITY
This is the maximum deviation of any code from a straight line
passing through the endpoints of the transfer function. The end-
points of the transfer function are zero scale (not to be confused
with bipolar zero), a point 0.5 LSB below the first code transi-
tion (000 . . . 000 to 000 . . . 001) and full scale, a point
0.5 LSB above the last code transition (111 . . . 110 to
111 . . . 111). The error is expressed as a percentage of full
scale.
POSITIVE FULL-SCALE ERROR
Positive Full-Scale Error is the deviation of the last code transi-
tion (111 . . . 110 to 111 . . . 111) from the ideal AIN(+) voltage
(AIN(–) + V
REF
/GAIN – 3/2 LSBs). It applies to both unipolar
and bipolar analog input ranges.
UNIPOLAR OFFSET ERROR
Unipolar Offset Error is the deviation of the first code transition
from the ideal AIN(+) voltage (AIN(–) + 0.5 LSB) when oper-
ating in the unipolar mode.
BIPOLAR ZERO ERROR
This is the deviation of the midscale transition (0111 . . . 111
to 1000 . . . 000) from the ideal AIN(+) voltage (AIN(–) –
0.5 LSB) when operating in the bipolar mode.
GAIN ERROR
This is a measure of the span error of the ADC. It includes full-
scale errors but not zero-scale errors. For unipolar input ranges
it is defined as (full-scale error – unipolar offset error) while for
bipolar input ranges it is defined as (full-scale error – bipolar
zero error).
*AIN(–) refers to the negative input of the differential input pairs or to AIN6
when referring to the pseudo-differential input configurations.
相關PDF資料
PDF描述
AD7715ARU-3 3 V/5 V, 450 uA 16-Bit, Sigma-Delta ADC
AD7715ARU-5 AB 4C 4#12 PIN RECP
AD7715AN-3 3 V/5 V, 450 uA 16-Bit, Sigma-Delta ADC
AD7715AN-5 3 V/5 V, 450 uA 16-Bit, Sigma-Delta ADC
AD7715AR-3 3 V/5 V, 450 uA 16-Bit, Sigma-Delta ADC
相關代理商/技術參數
參數描述
AD7714ACHIPS-3 制造商:AD 制造商全稱:Analog Devices 功能描述:3 V/5 V, CMOS, 500 uA Signal Conditioning ADC
AD7714ACHIPS-5 制造商:AD 制造商全稱:Analog Devices 功能描述:3 V/5 V, CMOS, 500 uA Signal Conditioning ADC
AD7714AN-3 制造商:Rochester Electronics LLC 功能描述:24-BIT SIGMA DELTA A/D IC - Bulk 制造商:Analog Devices 功能描述:
AD7714AN5 制造商:ANA 功能描述:24 BIT, 1KSPS, DIP 24
主站蜘蛛池模板: 饶阳县| 文化| 自治县| 黔西县| 容城县| 海丰县| 宁武县| 阳谷县| 廉江市| 双流县| 宝丰县| 萝北县| 东光县| 深泽县| 什邡市| 海伦市| 博爱县| 噶尔县| 洞头县| 竹山县| 大邑县| 盐源县| 青海省| 溧阳市| 宁津县| 石渠县| 宕昌县| 定襄县| 鄂尔多斯市| 德清县| 从江县| 罗江县| 瑞昌市| 阜宁县| 台东县| 天镇县| 景洪市| 黄冈市| 昌黎县| 云梦县| 子长县|