欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: AD7714ACHIPS-3
廠商: ANALOG DEVICES INC
元件分類: ADC
英文描述: 3 V/5 V, CMOS, 500 uA Signal Conditioning ADC
中文描述: 5-CH 24-BIT DELTA-SIGMA ADC, SERIAL ACCESS, UUC24
封裝: DIE
文件頁數: 9/40頁
文件大?。?/td> 306K
代理商: AD7714ACHIPS-3
2
AD7714
REV. C
–9–
PIN FUNCTION DESCRIPTION
DIP/SOIC PIN NUMBERS
Pin
No. Mnemonic
Function
1
SCLK
Serial Clock. Logic Input. An external serial clock is applied to this input to access serial data from the
AD7714. This serial clock can be a continuous clock with all data transmitted in a continuous train of pulses.
Alternatively, it can be a noncontinuous clock with the information being transmitted to the AD7714 in smaller
batches of data.
Master Clock signal for the device. This can be provided in the form of a crystal/resonator or external clock. A
crystal/resonator can be tied across the MCLK IN and MCLK OUT pins. Alternatively, the MCLK IN pin can
be driven with a CMOS-compatible clock and MCLK OUT left unconnected. The part is specified with clock
input frequencies of both 1 MHz and 2.4576 MHz.
MCLK OUT When the master clock for the device is a crystal/resonator, the crystal/resonator is connected between MCLK
IN and MCLKOUT. If an external clock is applied to the MCLK IN, MCLK OUT provides an inverted clock
signal. This clock can be used to provide a clock source for external circuits.
POL
Clock Polarity. Logic Input. With this input low, the first transition of the serial clock in a data transfer
operation is from a low to a high. In microcontroller applications, this means that the serial clock should idle
low between data transfers. With this input high, the first transition of the serial clock in a data transfer
operation is from a high to a low. In microcontroller applications, this means that the serial clock should idle
high between data transfers.
SYNC
Logic Input which allows for synchronization of the digital filters and analog modulators when using a number
of AD7714s. While
SYNC
is low, the nodes of the digital filter, the filter control logic and the calibration
control logic are reset and the analog modulator is also held in its reset state.
SYNC
does not affect the digital
interface and does not reset
DRDY
if it is low.
RESET
Logic Input. Active low input which resets the control logic, interface logic, digital filter and analog modulator
of the part to power-on status.
AIN1
Analog Input Channel 1. Programmable-gain analog input which can be used as a pseudo-differential input
when used with AIN6 or as the positive input of a differential analog input pair when used with AIN2 (see
Communications Register section).
AIN2
Analog Input Channel 2. Programmable-gain analog input which can be used as a pseudo-differential input
when used with AIN6 or as the negative input of a differential analog input pair when used with AIN1 (see
Communications Register section).
AIN3
Analog Input Channel 3. Programmable-gain analog input which can be used as a pseudo-differential input
when used with AIN6 or as the positive input of a differential analog input pair when used with AIN4 (see
Communications Register section).
AIN4
Analog Input Channel 4. Programmable-gain analog input which can be used as a pseudo-differential input
when used with AIN6 or as the negative input of a differential analog input pair when used with AIN3 (see
Communications Register section).
STANDBY
Logic Input. Taking this pin low shuts down the analog and digital circuitry, reducing current consumption to
typically 5
μ
A.
AV
DD
Analog Positive Supply Voltage, A Grade Versions: +3.3V nominal (AD7714-3) or +5V nominal (AD7714-5);
Y Grade Versions: 3 V or 5 V nominal.
BUFFER
Buffer Option Select. Logic Input. With this input low, the on-chip buffer on the analog input (after the
multiplexer and before the analog modulator) is shorted out. With the buffer shorted out the current flowing in
the AV
DD
line is reduced to 270
μ
A. With this input high, the on-chip buffer is in series with the analog input
allowing the inputs to handle higher source impedances.
REF IN(–)
Reference Input. Negative input of the differential reference input to the AD7714. The REF IN(–) can lie
anywhere between AV
DD
and AGND provided REFIN(+) is greater than REF IN(–).
REF IN(+)
Reference Input. Positive input of the differential reference input to the AD7714. The reference input is
differential with the provision that REF IN(+) must be greater than REF IN(–). REF IN(+) can lie anywhere
between AV
DD
and AGND.
AIN5
Analog Input Channel 5. Programmable-gain analog input which is the positive input of a differential analog
input pair when used with AIN6 (see Communications Register section).
AIN6
Analog Input Channel 6. Reference point for AIN1 through AIN4 in pseudo-differential mode or as the
negative input of a differential input pair when used with AIN5 (see Communications Register section).
AGND
Ground reference point for analog circuitry.
2
MCLK IN
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
相關PDF資料
PDF描述
AD7714ACHIPS-5 3 V/5 V, CMOS, 500 uA Signal Conditioning ADC
AD7714YN 3 V/5 V, CMOS, 500 uA Signal Conditioning ADC
AD7714YR 3 V/5 V, CMOS, 500 uA Signal Conditioning ADC
AD7714AR-3 VARISTOR 300V RMS 14MM RADIAL
AD7714AR-5 Metal Oxide Varistor (MOV); Voltage Rating AC, Vrms:680Vrms; Voltage Rating DC, Vdc:895VDC; Peak Surge Current (8/20uS), Itm:4500A; Clamping Voltage 8/20us Max :1815V; Capacitance, Cd:140pF; Package/Case:14mm Disc
相關代理商/技術參數
參數描述
AD7714ACHIPS-5 制造商:AD 制造商全稱:Analog Devices 功能描述:3 V/5 V, CMOS, 500 uA Signal Conditioning ADC
AD7714AN-3 制造商:Rochester Electronics LLC 功能描述:24-BIT SIGMA DELTA A/D IC - Bulk 制造商:Analog Devices 功能描述:
AD7714AN5 制造商:ANA 功能描述:24 BIT, 1KSPS, DIP 24
AD7714AN-5 功能描述:IC ADC SIGNAL COND 5V 24-DIP RoHS:否 類別:集成電路 (IC) >> 數據采集 - 模數轉換器 系列:- 標準包裝:1,000 系列:- 位數:12 采樣率(每秒):300k 數據接口:并聯 轉換器數目:1 功率耗散(最大):75mW 電壓電源:單電源 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC(0.295",7.50mm 寬) 供應商設備封裝:24-SOIC 包裝:帶卷 (TR) 輸入數目和類型:1 個單端,單極;1 個單端,雙極
AD7714ANZ-3 功能描述:IC ADC 24BIT SIGMA-DELTA 24-DIP RoHS:是 類別:集成電路 (IC) >> 數據采集 - 模數轉換器 系列:- 標準包裝:1,000 系列:- 位數:12 采樣率(每秒):300k 數據接口:并聯 轉換器數目:1 功率耗散(最大):75mW 電壓電源:單電源 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC(0.295",7.50mm 寬) 供應商設備封裝:24-SOIC 包裝:帶卷 (TR) 輸入數目和類型:1 個單端,單極;1 個單端,雙極
主站蜘蛛池模板: 石河子市| 黄陵县| 邛崃市| 武宁县| 社旗县| 江山市| 清流县| 天长市| 霍邱县| 临夏县| 剑阁县| 盐源县| 九台市| 随州市| 黔西| 泰安市| 化隆| 寻乌县| 共和县| 苏尼特右旗| 盐城市| 扶绥县| 贵港市| 湟源县| 张家川| 顺义区| 赤峰市| 海盐县| 茶陵县| 丰城市| 罗源县| 蚌埠市| 克什克腾旗| 云安县| 汨罗市| 克拉玛依市| 漠河县| 措勤县| 田阳县| 镇安县| 邵阳市|