欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數(shù)資料
型號: AD7714AN-5
廠商: ANALOG DEVICES INC
元件分類: ADC
英文描述: VARISTOR 40VRMS 1206 SMD
中文描述: 5-CH 24-BIT DELTA-SIGMA ADC, SERIAL ACCESS, PDIP24
封裝: 0.300 INCH, PLASTIC, DIP-24
文件頁數(shù): 29/40頁
文件大小: 306K
代理商: AD7714AN-5
2
AD7714
REV. C
–29–
DIGITAL INTERFACE
The AD7714’s programmable functions are controlled using a
set of on-chip registers as previously outlined. Data is written to
these registers via the part’s serial interface, and read access to
the on-chip registers is also provided by this interface. All com-
munications to the part must start with a write operation to the
Communications Register. After power-on or
RESET
, the de-
vice expects a write to its Communications Register. The data
written to this register determines whether the next operation to
the part is a read or a write operation and also determines to
which register this read or write operation occurs. Therefore,
write access to any of the other registers on the part starts with a
write operation to the Communications Register followed by a
write to the selected register. A read operation from any register
on the part (including the output data register) starts with a
write operation to the Communications Register followed by a
read operation from the selected register.
The AD7714’s serial interface consists of five signals,
CS
,
SCLK, DIN, DOUT and
DRDY
. The DIN line is used for
transferring data into the on-chip registers while the DOUT line
is used for accessing data from the on-chip registers. SCLK is
the serial clock input for the device and all data transfers (either
on DIN or DOUT) take place with respect to this SCLK signal.
The
DRDY
line is used as a status signal to indicate when data
is ready to be read from the AD7714’s data register.
DRDY
goes low when a new data word is available in the output regis-
ter. It is reset high when a read operation from the data register
is complete. It also goes high prior to the updating of the output
register to indicate when not to read from the device to ensure
that a data read is not attempted while the register is being
updated.
CS
is used to select the device. It can be used to de-
code the AD7714 in systems where a number of parts are con-
nected to the serial bus.
The AD7714 serial interface can operate in three-wire mode by
tying the
CS
input low. In this case, the SCLK, DIN and
DOUT lines are used to communicate with the AD7714 and
the status of
DRDY
can be obtained by interrogating the MSB
of the Communications Register.
Figures 6 and 7 show timing diagrams for interfacing to the
AD7714 with
CS
used to decode the part. Figure 6 is for a read
operation from the AD7714’s output shift register, while Figure
7 shows a write operation to the input shift register. Both dia-
grams are for the POL input at a logic high; for operation with
the POL input at a logic low simply invert the SCLK waveform
shown in the diagrams. It is possible to read the same data
twice from the output register even though the
DRDY
line
returns high after the first read operation. Care must be taken,
however, to ensure that the read operations have been com-
pleted before the next output update is about to take place.
The serial interface can be reset by exercising the
RESET
input
on the part. It can also be reset by writing a series of 1s on the
DIN input. If a logic 1 is written to the AD7714 DIN line for at
least 32 serial clock cycles the serial interface is reset. This
ensures in three-wire systems that if the interface gets lost, either
via a software error or by some glitch in the system, it can be
reset back into a known state. This state returns the interface to
where the AD7714 is expecting a write operation to the Com-
munications Register. This operation does not in itself reset the
contents of any registers but since the interface was lost, the
information that was written to any of the registers is unknown
and it is advisable to set up all registers again.
Figure 6. Read Cycle Timing Diagram (POL = 1)
Figure 7. Write Cycle Timing Diagram (POL = 1)
DOUT
SCLK
CS
DRDY
MSB
t
5
t
7
t
9
LSB
t
8
t
6
t
4
t
3
t
10
DIN
SCLK
CS
MSB
t
12
t
15
LSB
t
16
t
14
t
11
t
13
相關PDF資料
PDF描述
AD7714YRU 3 V/5 V, CMOS, 500 uA Signal Conditioning ADC
AD7714* 3 V/5 V. CMOS. 500 uA Signal Conditioning ADC
AD7714ARS-3 3 V/5 V, CMOS, 500 uA Signal Conditioning ADC
AD7714ARS-5 3 V/5 V, CMOS, 500 uA Signal Conditioning ADC
AD7714ACHIPS-3 3 V/5 V, CMOS, 500 uA Signal Conditioning ADC
相關代理商/技術參數(shù)
參數(shù)描述
AD7714ANZ-3 功能描述:IC ADC 24BIT SIGMA-DELTA 24-DIP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉換器 系列:- 標準包裝:1,000 系列:- 位數(shù):12 采樣率(每秒):300k 數(shù)據(jù)接口:并聯(lián) 轉換器數(shù)目:1 功率耗散(最大):75mW 電壓電源:單電源 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC(0.295",7.50mm 寬) 供應商設備封裝:24-SOIC 包裝:帶卷 (TR) 輸入數(shù)目和類型:1 個單端,單極;1 個單端,雙極
AD7714ANZ-5 功能描述:IC ADC SIGNAL COND 5V 24-DIP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉換器 系列:- 標準包裝:1 系列:microPOWER™ 位數(shù):8 采樣率(每秒):1M 數(shù)據(jù)接口:串行,SPI? 轉換器數(shù)目:1 功率耗散(最大):- 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:24-VFQFN 裸露焊盤 供應商設備封裝:24-VQFN 裸露焊盤(4x4) 包裝:Digi-Reel® 輸入數(shù)目和類型:8 個單端,單極 產品目錄頁面:892 (CN2011-ZH PDF) 其它名稱:296-25851-6
AD7714ANZ-5 制造商:Analog Devices 功能描述:A/D Converter (A-D) IC
AD7714AR-3 功能描述:IC ADC 24BIT SIGMA-DELTA 24-SOIC RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉換器 系列:- 標準包裝:1,000 系列:- 位數(shù):12 采樣率(每秒):300k 數(shù)據(jù)接口:并聯(lián) 轉換器數(shù)目:1 功率耗散(最大):75mW 電壓電源:單電源 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC(0.295",7.50mm 寬) 供應商設備封裝:24-SOIC 包裝:帶卷 (TR) 輸入數(shù)目和類型:1 個單端,單極;1 個單端,雙極
AD7714AR-3REEL 功能描述:IC ADC 24BIT SIGMA-DELTA 24-SOIC RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉換器 系列:- 標準包裝:1,000 系列:- 位數(shù):12 采樣率(每秒):300k 數(shù)據(jù)接口:并聯(lián) 轉換器數(shù)目:1 功率耗散(最大):75mW 電壓電源:單電源 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC(0.295",7.50mm 寬) 供應商設備封裝:24-SOIC 包裝:帶卷 (TR) 輸入數(shù)目和類型:1 個單端,單極;1 個單端,雙極
主站蜘蛛池模板: 大城县| 普陀区| 电白县| 会东县| 大宁县| 杨浦区| 晋中市| 库伦旗| 和静县| 镇雄县| 齐河县| 澄城县| 屯留县| 康马县| 绥化市| 普定县| 元朗区| 招远市| 炎陵县| 万荣县| 同江市| 丹东市| 济阳县| 雷州市| 昭平县| 绥阳县| 宝兴县| 泸州市| 邵东县| 浦东新区| 淄博市| 绩溪县| 霍林郭勒市| 五原县| 木里| 社旗县| 铁力市| 城固县| 象州县| 巨鹿县| 榆林市|