欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: AD7714YN
廠商: ANALOG DEVICES INC
元件分類: ADC
英文描述: 3 V/5 V, CMOS, 500 uA Signal Conditioning ADC
中文描述: 5-CH 24-BIT DELTA-SIGMA ADC, SERIAL ACCESS, PDIP24
封裝: 0.300 INCH, PLASTIC, DIP-24
文件頁數: 3/40頁
文件大小: 306K
代理商: AD7714YN
Parameter
STATIC PERFORMANCE
No Missing Codes
A Versions
Units
Conditions/Comments
24
22
18
15
12
See Tables I to IV
±
0.0015
See Note 2
0.4
0.1
See Note 2
0.4
0.1
See Note 2
0.4
0.1
See Note 2
0.2
±
0.003
1
0.6
Bits min
Bits min
Bits min
Bits min
Bits min
Guaranteed by Design. Bipolar Mode. For Filter Notches
60 Hz
For Filter Notch = 100 Hz
For Filter Notch = 250 Hz
For Filter Notch = 500 Hz
For Filter Notch = 1 kHz
Depends on Filter Cutoffs and Selected Gain
Filter Notches
60 Hz
Output Noise
Integral Nonlinearity
Unipolar Offset Error
Unipolar Offset Drift
3
% of FSR max
μ
V/
°
C typ
μ
V/
°
C typ
For Gains of 1, 2, 4
For Gains of 8, 16, 32, 64, 128
Bipolar Zero Error
Bipolar Zero Drift
3
μ
V/
°
C typ
μ
V/
°
C typ
For Gains of 1, 2, 4
For Gains of 8, 16, 32, 64, 128
Positive Full-Scale Error
4
Full-Scale Drift
μ
V/
°
C typ
μ
V/
°
C typ
For Gains of 1, 2, 4
For Gains of 8, 16, 32, 64, 128
Gain Error
6
Gain Drift
3, 7
Bipolar Negative Full-Scale Error
Bipolar Negative Full-Scale Drift
3
ppm of FSR/
°
C typ
% of FSR max
μ
V/
°
C typ
μ
V/
°
C typ
Typically
±
0.0004%
For Gains of 1, 2, 4
For Gains of 8, 16, 32, 64, 128
Specifications for AIN and REF IN Unless Noted
At DC. Typically 102 dB.
For Filter Notches of 10 Hz, 25 Hz, 50 Hz,
±
0.02
×
f
NOTCH
For Filter Notches of 10 Hz, 30 Hz, 60 Hz,
±
0.02
×
f
NOTCH
For Filter Notches of 10 Hz, 25 Hz, 50 Hz,
±
0.02
×
f
NOTCH
For Filter Notches of 10 Hz, 30 Hz, 60 Hz,
±
0.02
×
f
NOTCH
AIN for BUFFER = 0 and REF IN
AIN for BUFFER = 0 and REF IN
ANALOG INPUTS/REFERENCE INPUTS
Input Common-Mode Rejection (CMR)
Normal-Mode 50 Hz Rejection
8
Normal-Mode 60 Hz Rejection
8
Common-Mode 50 Hz Rejection
8
Common-Mode 60 Hz Rejection
8
Common-Mode Voltage Range
9
Absolute AIN/REF IN Voltage
9
90
100
100
150
150
AGND to AV
AGND – 30 mV
AV
DD
+ 30 mV
AGND + 50 mV
AV
DD
– 1.5 V
1
7
0 to +V
/GAIN
11
±
V
/GAIN
GAIN
×
f
CLKIN
/64
f
/8
+1.25
dB min
dB min
dB min
dB min
dB min
V min to V max
V min
V max
V min
V max
nA max
pF max
nom
nom
Absolute/Common-Mode AIN Voltage
9
BUFFER = 1
AIN Input Current
8
AIN Sampling Capacitance
8
AIN Differential Voltage Range
10
Unipolar Input Range (B/U Bit of Filter High Register = 1)
Bipolar Input Range (B/U Bit of Filter High Register = 0)
For Gains of 1, 2, 4
For Gains of 8, 16, 32, 64, 128
±
1% for Specified Performance. Part Functions with
Lower V
REF
AIN Input Sampling Rate, f
S
REF IN(+) – REF IN(–) Voltage
V nom
REF IN Input Sampling Rate, f
S
LOGIC INPUTS
Input Current
All Inputs Except MCLK IN
V
INL
, Input Low Voltage
V
, Input High Voltage
MCLK IN Only
V
INL
, Input Low Voltage
V
INH
, Input High Voltage
LOGIC OUTPUTS (Including MCLK OUT)
V
OL
, Output Low Voltage
V
, Output High Voltage
Floating State Leakage Current
Floating State Output Capacitance
13
Data Output Coding
f
CLK IN
/64
±
10
μ
A max
0.4
2.0
V max
V min
0.4
2.5
V max
V min
0.4
DV
DD
– 0.6
±
10
9
Binary
Offset Binary
V max
V min
μ
A max
pF typ
I
SINK
= 100
μ
A Except for MCLK OUT
12
I
SOURCE
= 100
μ
A Except for MCLK OUT
12
Unipolar Mode
Bipolar Mode
NOTES
7
Gain Error Drift does not include Unipolar Offset Drift/Bipolar Zero Drift. It is effectively the drift of the part if zero-scale calibrations only were performed as is the case with
background calibration.
8
These numbers are guaranteed by design and/or characterization.
9
The common-mode voltage range on the input pairs applies provided the absolute input voltage specification is obeyed.
10
The input voltage range on the analog inputs is given here with respect to the voltage on the respective negative input of its differential or pseudo-differential pair. See Table VII
for which inputs form differential pairs.
11
V
REF
= REF IN(+) – REF IN(–).
12
These logic output levels apply to the MCLK OUT output only when it is loaded with a single CMOS load.
13
Sample tested at +25
°
C to ensure compliance.
14
See Burnout Current section.
AD7714-3–SPECIFICATIONS
(AV
DD
= +3.3V, DV
DD
= +3.3V, REF IN(+) = +1.25V; REFIN(–) = AGND;
f
CLK IN
= 2.4576MHz unless otherwise noted. All specifications T
MIN
to T
MAX
unless otherwise noted.)
AD7714
REV. C
–3–
相關PDF資料
PDF描述
AD7714YR 3 V/5 V, CMOS, 500 uA Signal Conditioning ADC
AD7714AR-3 VARISTOR 300V RMS 14MM RADIAL
AD7714AR-5 Metal Oxide Varistor (MOV); Voltage Rating AC, Vrms:680Vrms; Voltage Rating DC, Vdc:895VDC; Peak Surge Current (8/20uS), Itm:4500A; Clamping Voltage 8/20us Max :1815V; Capacitance, Cd:140pF; Package/Case:14mm Disc
AD7714 Signal Conditioning ADC(信號調節A/D轉換器)
AD7715ARU-3 3 V/5 V, 450 uA 16-Bit, Sigma-Delta ADC
相關代理商/技術參數
參數描述
AD7714YNZ 功能描述:IC ADC 24BIT SIGMA-DELTA 24-DIP RoHS:是 類別:集成電路 (IC) >> 數據采集 - 模數轉換器 系列:- 其它有關文件:TSA1204 View All Specifications 標準包裝:1 系列:- 位數:12 采樣率(每秒):20M 數據接口:并聯 轉換器數目:2 功率耗散(最大):155mW 電壓電源:模擬和數字 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-TQFP 供應商設備封裝:48-TQFP(7x7) 包裝:Digi-Reel® 輸入數目和類型:4 個單端,單極;2 個差分,單極 產品目錄頁面:1156 (CN2011-ZH PDF) 其它名稱:497-5435-6
AD7714YNZ 制造商:Analog Devices 功能描述:IC ADC 24-BIT SIGMA DELTA
AD7714YR 功能描述:IC ADC 24BIT SIGMA-DELTA 24-SOIC RoHS:否 類別:集成電路 (IC) >> 數據采集 - 模數轉換器 系列:- 標準包裝:1,000 系列:- 位數:12 采樣率(每秒):300k 數據接口:并聯 轉換器數目:1 功率耗散(最大):75mW 電壓電源:單電源 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC(0.295",7.50mm 寬) 供應商設備封裝:24-SOIC 包裝:帶卷 (TR) 輸入數目和類型:1 個單端,單極;1 個單端,雙極
AD7714YR-REEL 制造商:Analog Devices 功能描述:ADC Single Delta-Sigma 1ksps 24-bit Serial 24-Pin SOIC W T/R 制造商:Analog Devices 功能描述:ADC SGL DELTA-SIGMA 1KSPS 24BIT SERL 24SOIC W - Tape and Reel
AD7714YR-REEL7 制造商:Analog Devices 功能描述:ADC Single Delta-Sigma 1ksps 24-bit Serial 24-Pin SOIC W T/R 制造商:Analog Devices 功能描述:ADC SGL DELTA-SIGMA 1KSPS 24BIT SERL 24SOIC W - Tape and Reel
主站蜘蛛池模板: 抚州市| 岗巴县| 乌兰浩特市| 阜康市| 昌邑市| 金堂县| 商南县| 扎鲁特旗| 芦溪县| 应城市| 嘉峪关市| 乌审旗| 蓝田县| 长白| 永善县| 廉江市| 万安县| 红安县| 石景山区| 新密市| 精河县| 丘北县| 屏山县| 榕江县| 电白县| 四平市| 兴义市| 新泰市| 夹江县| 花莲市| 抚远县| 文成县| 汕尾市| 林周县| 闸北区| 东辽县| 阿克苏市| 平顺县| 平山县| 华坪县| 富阳市|