- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373914 > AD7715AR-3 (ANALOG DEVICES INC) 3 V/5 V, 450 uA 16-Bit, Sigma-Delta ADC PDF資料下載
參數(shù)資料
| 型號： | AD7715AR-3 |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | ADC |
| 英文描述： | 3 V/5 V, 450 uA 16-Bit, Sigma-Delta ADC |
| 中文描述： | 1-CH 16-BIT DELTA-SIGMA ADC, SERIAL ACCESS, PDSO16 |
| 封裝： | 0.300 INCH, MS-013AA, WSOIC-16 |
| 文件頁數(shù)： | 4/31頁 |
| 文件大小： | 474K |
| 代理商： | AD7715AR-3 |
第1頁第2頁第3頁當前第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁
Pa
rameter
SYSTEM CALIBRATION
Positive Full-Scale Calibration Limit
14
Negative Full-Scale Calibration Limit
14
Offset Calibration Limit
Input Span
15
A Version
Unit
Conditions/Comments
(1.05
×
V
REF
)/GAIN
–(1.05
×
V
REF
)/GAIN
–(1.05
×
V
REF
)/GAIN
0.8
×
V
REF
/GAIN
(2.1
×
V
REF
)/GAIN
V max
V max
V max
V min
V max
GAIN Is the Selected PGA Gain (1, 2, 32 or 128)
GAIN Is the Selected PGA Gain (1, 2, 32 or 128)
GAIN Is the Selected PGA Gain (1, 2, 32 or 128)
GAIN Is the Selected PGA Gain (1, 2, 32 or 128)
GAIN Is the Selected PGA Gain (1, 2, 32 or 128)
POWER REQUIREMENTS
Power Supply Voltages
AV
DD
Voltage (AD7715-3)
AV
DD
Voltage (AD7715-5)
DV
DD
Voltage
Power Supply Currents
AV
DD
Current
+3 to +3.6
+4.75 to +5.25
+3 to +5.25
V
V
V
For Specified Performance
For Specified Performance
For Specified Performance
AV
DD
= 3.3V or 5V. Gain = 1 to 128 (f
CLK IN
= 1MHz) or
Gain = 1 or 2 (f
CLK IN
= 2.4576MHz)
Typically 0.2mA. BUF Bit of Setup Register = 0
Typically 0.4mA. BUF Bit of Setup Register = 1
AV
DD
= 3.3V or 5V. Gain = 32 or 128 (f
CLK IN
= 2.4576MHz)
16
Typically 0.3mA. BUF Bit of Setup Register = 0
Typically 0.8mA. BUF Bit of Setup Register = 1
Digital I/Ps = 0V or DV
DD
. External MCLK IN
Typically 0.15mA. DV
DD
= 3.3V. f
CLK IN
= 1MHz
Typically 0.3mA. DV
DD
= 5V. f
CLK IN
= 1MHz
Typically 0.4mA. DV
DD
= 3.3V. f
CLK IN
= 2.4576MHz
Typically 0.6mA. DV
DD
= 5V. f
CLK IN
= 2.4576MHz
0.27
0.6
mA max
mA max
0.5
1.1
mA max
mA max
DV
DD
Current
17
0.18
0.4
0.5
0.8
See Note 19
mA max
mA max
mA max
mA max
dB typ
Power Supply Rejection
18
Normal-Mode Power Dissipation
17
AV
DD
= DV
DD
= +3.3V. Digital I/Ps = 0V or DV
DD
. External MCLK IN
BUF Bit = 0. All Gains 1MHz Clock
BUF Bit = 1. All Gains 1MHz Clock
BUF Bit = 0. Gain = 32 or 128 @ f
CLK IN
= 2.4576MHz
BUF Bit = 1. Gain = 32 or 128 @ f
CLK IN
= 2.4576MHz
AV
DD
= DV
DD
= +5V. Digital I/Ps = 0V or DV
DD
. External MCLK IN
BUF Bit = 0. All Gains 1MHz Clock
BUF Bit = 1. All Gains 1MHz Clock
BUF Bit = 0. Gain = 32 or 128 @ f
CLK IN
= 2.4576MHz
BUF Bit = 1. Gain = 32 or 128 @ f
CLK IN
= 2.4576MHz
External MCLK IN = 0V or DV
DD
. Typically 10
μ
A. V
DD
= +5V
External MCLK IN = 0V or DV
DD
. Typically 5
μ
A. V
DD
= +3.3V
1.5
2.65
3.3
5.3
mW max
mW max
mW max
mW max
Normal-Mode Power Dissipation
17
3.25
5
6.5
9.5
20
10
mW max
mW max
mW max
mW max
μ
A max
μ
A max
Standby (Power-Down) Current
20
Standby (Power-Down) Current
20
NOTES
1
Temperature Range as follows: A Version, –40
°
C to +85
°
C.
2
A calibration is effectively a conversion so these errors will be of the order of the conversion noise shown in Tables V to XII. This applies after calibration at the
temperature of interest.
3
Recalibration at any temperature will remove these drift errors.
4
Positive Full-Scale Error includes Zero-Scale Errors (Unipolar Offset Error or Bipolar Zero Error) and applies to both unipolar and bipolar input ranges.
5
Full-Scale Drift includes Zero-Scale Drift (Unipolar Offset Drift or Bipolar Zero Drift) and applies to both unipolar and bipolar input ranges.
6
Gain Error does not include Zero-Scale Errors. It is calculated as Full-Scale Error–Unipolar Offset Error for unipolar ranges and Full-Scale Error–Bipolar Zero Error
for bipolar ranges.
7
Gain Error Drift does not include Unipolar Offset Drift/Bipolar Zero Drift. It is effectively the drift of the part if zero scale calibrations only were performed.
8
These numbers are guaranteed by design and/or characterization.
9
This common-mode voltage range is allowed provided that the input voltage on AIN(+) or AIN(–) does not go more positive than A V
DD
+ 30 mV or go more nega-
tive than AGND – 30mV.
10
The analog input voltage range on AIN(+) is given here with respect to the voltage on AIN(–). The absolute voltage on the analog inputs should not go more posi-
tive than AV
DD
+ 30mV or go more negative than AGND– 30mV.
11
V
REF
= REF IN(+) – REF IN(–).
12
These logic output levels apply to the MCLK OUT only when it is loaded with one CMOS load.
13
Sample tested at +25
°
C to ensure compliance.
14
After calibration, if the analog input exceeds positive full scale, the converter will output all 1s. If the analog input is less than negative full scale, then the device will
output all 0s.
15
These calibration and span limits apply provided the absolute voltage on the analog inputs does not exceed AV
DD
+ 30mV or go more negative than AGND –
30mV. The offset calibration limit applies to both the unipolar zero point and the bipolar zero point.
16
Assumes CLK Bit of Setup Register is set to correct status corresponding to the master clock frequency.
17
When using a crystal or ceramic resonator across the MCLK pins as the clock source for the device, the DV
DD
current and power dissipation will vary depending on
the crystal or resonator type (see Clocking and Oscillator Circuit section).
18
Measured at dc and applies in the selected passband. PSRR at 50Hz will exceed 120dB with filter notches of 25 Hz or 50Hz. PSRR at 60Hz will exceed 120dB
with filter notches of 20 Hz or 60Hz.
19
PSRR depends on gain. Gain of 1: 85 dB typ; Gain of 2: 90 dB typ; Gains of 32 and 128: 95 dB typ.
20
If the external master clock continues to run in standby mode, the standby current increases to 50
μ
A typical. When using a crystal or ceramic resonator across the
MCLK pins as the clock source for the device, the internal oscillator continues to run in standby mode and the power dissipation depends on the crystal or
resonator type (see Standby Mode section).
Specifications subject to change without notice.
–4–
AD7715–SPECIFICATIONS
(AD7715-5); REFIN(–) = AGND; MCLKIN = 1MHz to 2.4576MHz unless otherwise noted. All specifications T
MIN
to T
MAX
unless otherwise noted.)
DD
= +3V to +5V, DV
DD
= +3V to +5V, REF IN(+) = +1.25V (AD7715-3) or +2.5V
REV. C
相關PDF資料 |
PDF描述 |
|---|---|
| AD7715AR-5 | 3 V/5 V, 450 uA 16-Bit, Sigma-Delta ADC |
| AD7715* | 3 V/5 V. 450 uA 16-Bit. Sigma-Delta ADC |
| AD7715ACHIPS-3 | 3 V/5 V, 450 uA 16-Bit, Sigma-Delta ADC |
| AD7715ACHIPS-5 | 3 V/5 V, 450 uA 16-Bit, Sigma-Delta ADC |
| AD7719BRU | Low Voltage, Low Power, Factory-Calibrated 16-/24-Bit Dual ADC |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| AD7715AR-3REEL | 制造商:Analog Devices 功能描述:ADC Single Delta-Sigma 19.2ksps 16-bit Serial 16-Pin SOIC W T/R 制造商:Rochester Electronics LLC 功能描述:16 BIT,SIGMA DELTA ADC IC - Tape and Reel |
| AD7715AR5 | 制造商:AD 制造商全稱:Analog Devices 功能描述:3 V/5 V, 450 muA 16-Bit, Sigma-Delta ADC |
| AD7715AR-5 | 功能描述:IC ADC 16BIT 5V 16-SOIC RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標準包裝:1,000 系列:- 位數(shù):12 采樣率（每秒）:300k 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:75mW 電壓電源:單電源 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC（0.295"，7.50mm 寬） 供應商設備封裝:24-SOIC 包裝:帶卷 (TR) 輸入數(shù)目和類型:1 個單端，單極；1 個單端，雙極 |
| AD7715AR-5REEL | 功能描述:IC ADC 16BIT SIGMA-DELTA 16-SOIC RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標準包裝:1,000 系列:- 位數(shù):16 采樣率（每秒）:45k 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:2 功率耗散（最大）:315mW 電壓電源:模擬和數(shù)字 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SOIC（0.295"，7.50mm 寬） 供應商設備封裝:28-SOIC W 包裝:帶卷 (TR) 輸入數(shù)目和類型:2 個單端，單極 |
| AD7715ARU-3 | 制造商:Analog Devices 功能描述:ADC Single Delta-Sigma 19.2ksps 16-bit Serial 16-Pin TSSOP |
發(fā)布緊急采購，3分鐘左右您將得到回復。