欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: AD7715ARU-3
廠商: ANALOG DEVICES INC
元件分類: ADC
英文描述: 3 V/5 V, 450 uA 16-Bit, Sigma-Delta ADC
中文描述: 1-CH 16-BIT DELTA-SIGMA ADC, SERIAL ACCESS, PDSO16
封裝: MO-153AB, TSSOP-16
文件頁數: 7/31頁
文件大小: 474K
代理商: AD7715ARU-3
AD7715
–7–
REV. C
PIN FUNCTION DESCRIPTION
Pin No.
Mnemonic
Function
1
SCLK
Serial Clock. Logic Input. An external serial clock is applied to this input to access serial data from
the AD7715. This serial clock can be a continuous clock with all data transmitted in a continuous
train of pulses. Alternatively, it can be a noncontinuous clock with the information being transmit-
ted to the AD7715 in smaller batches of data.
Master Clock signal for the device. This can be provided in the form of a crystal/resonator or exter-
nal clock. A crystal/resonator can be tied across the MCLK IN and MCLK OUT pins. Alterna-
tively, the MCLK IN pin can be driven with a CMOS-compatible clock and MCLK OUT left
unconnected. The part is specified with clock input frequencies of both 1MHz and 2.4576MHz.
When the master clock for the device is a crystal/resonator, the crystal/resonator is connected be-
tween MCLK IN and MCLKOUT. If an external clock is applied to MCLK IN, MCLKOUT
provides an inverted clock signal. This clock can be used to provide a clock source for external
circuitry.
Chip Select. Active low Logic Input used to select the AD7715. With this input hardwired low, the
AD7715 can operate in its three-wire interface mode with SCLK, DIN and DOUT used to inter-
face to the device.
CS
can be used to select the device in systems with more than one device on the
serial bus or as a frame synchronization signal in communicating with the AD7715.
Logic Input. Active low input which resets the control logic, interface logic, calibration coefficients,
digital filter and analog modulator of the part to power-on status.
Analog Positive Supply Voltage, +3.3V nominal (AD7715-3) or +5V nominal (AD7715-5).
Analog Input. Positive input of the programmable gain differential analog input to the AD7715.
Analog Input. Negative input of the programmable gain differential analog input to the AD7715.
Reference Input. Positive input of the differential reference input to the AD7715. The reference
input is differential with the provision that REF IN(+) must be greater than REF IN(–).
REFIN(+) can lie anywhere between AV
DD
and AGND.
Reference Input. Negative input of the differential reference input to the AD7715. The REFIN(–)
can lie anywhere between AV
DD
and AGND provided REFIN(+) is greater than REFIN(–).
Ground reference point for analog circuitry. For correct operation of the AD7715, no voltage on
any of the other pins should go more than 30 mV negative with respect to AGND.
Logic Output. A logic low on this output indicates that a new output word is available from the
AD7715 data register. The
DRDY
pin will return high upon completion of a read operation of a full
output word. If no data read has taken place between output updates, the
DRDY
line will return
high for 500
×
t
CLKIN
cycles prior to the next output update. While
DRDY
is high, a read operation
should not be attempted or in progress to avoid reading from the data register as it is being updated.
The
DRDY
line will return low again when the update has taken place.
DRDY
is also used to indi-
cate when the AD7715 has completed its on-chip calibration sequence.
Serial Data Output with serial data being read from the output shift register on the part. This output
shift register can contain information from the setup register, communications register or data regis-
ter depending on the register selection bits of the Communications Register.
Serial Data Input with serial data being written to the input shift register on the part. Data from this
input shift register is transferred to the setup register or communications register depending on the
register selection bits of the Communications Register.
Digital Supply Voltage, +3.3V or +5 V nominal.
Ground reference point for digital circuitry.
2
MCLK IN
3
MCLK OUT
4
CS
5
RESET
6
7
8
9
AV
DD
AIN(+)
AIN(–)
REF IN(+)
10
REF IN(–)
11
AGND
12
DRDY
13
DOUT
14
DIN
15
16
DV
DD
DGND
相關PDF資料
PDF描述
AD7715ARU-5 AB 4C 4#12 PIN RECP
AD7715AN-3 3 V/5 V, 450 uA 16-Bit, Sigma-Delta ADC
AD7715AN-5 3 V/5 V, 450 uA 16-Bit, Sigma-Delta ADC
AD7715AR-3 3 V/5 V, 450 uA 16-Bit, Sigma-Delta ADC
AD7715AR-5 3 V/5 V, 450 uA 16-Bit, Sigma-Delta ADC
相關代理商/技術參數
參數描述
AD7715ARU-3REEL 功能描述:IC ADC 16BIT SIGMA-DELTA 16TSSOP RoHS:否 類別:集成電路 (IC) >> 數據采集 - 模數轉換器 系列:- 標準包裝:1,000 系列:- 位數:16 采樣率(每秒):45k 數據接口:串行 轉換器數目:2 功率耗散(最大):315mW 電壓電源:模擬和數字 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SOIC(0.295",7.50mm 寬) 供應商設備封裝:28-SOIC W 包裝:帶卷 (TR) 輸入數目和類型:2 個單端,單極
AD7715ARU-3REEL7 功能描述:IC ADC 16BIT SIGMA-DELTA 16TSSOP RoHS:否 類別:集成電路 (IC) >> 數據采集 - 模數轉換器 系列:- 標準包裝:1,000 系列:- 位數:16 采樣率(每秒):45k 數據接口:串行 轉換器數目:2 功率耗散(最大):315mW 電壓電源:模擬和數字 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SOIC(0.295",7.50mm 寬) 供應商設備封裝:28-SOIC W 包裝:帶卷 (TR) 輸入數目和類型:2 個單端,單極
AD7715ARU-5 功能描述:IC ADC 16BIT SIGMA-DELTA 16TSSOP RoHS:否 類別:集成電路 (IC) >> 數據采集 - 模數轉換器 系列:- 標準包裝:1,000 系列:- 位數:12 采樣率(每秒):300k 數據接口:并聯 轉換器數目:1 功率耗散(最大):75mW 電壓電源:單電源 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC(0.295",7.50mm 寬) 供應商設備封裝:24-SOIC 包裝:帶卷 (TR) 輸入數目和類型:1 個單端,單極;1 個單端,雙極
AD7715ARU-5REEL 功能描述:IC ADC 16BIT SIGMA-DELTA 16TSSOP RoHS:否 類別:集成電路 (IC) >> 數據采集 - 模數轉換器 系列:- 標準包裝:1,000 系列:- 位數:16 采樣率(每秒):45k 數據接口:串行 轉換器數目:2 功率耗散(最大):315mW 電壓電源:模擬和數字 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SOIC(0.295",7.50mm 寬) 供應商設備封裝:28-SOIC W 包裝:帶卷 (TR) 輸入數目和類型:2 個單端,單極
AD7715ARU-5REEL7 制造商:Analog Devices 功能描述:ADC Single Delta-Sigma 19.2ksps 16-bit Serial 16-Pin TSSOP T/R
主站蜘蛛池模板: 六盘水市| 富阳市| 灵山县| 资中县| 板桥市| 辉南县| 广宗县| 谢通门县| 昭平县| 平度市| 永吉县| 长武县| 卢氏县| 特克斯县| 阳信县| 北京市| 长泰县| 姚安县| 福清市| 柳州市| 榆社县| 旌德县| 修武县| 华蓥市| 天峻县| 孟连| 海伦市| 大余县| 托克托县| 青田县| 顺平县| 图木舒克市| 册亨县| 合川市| 望城县| 赤峰市| 墨脱县| 龙井市| 怀宁县| 盐津县| 永吉县|