欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數(shù)資料
型號: AD7731BN
廠商: ANALOG DEVICES INC
元件分類: ADC
英文描述: Low Noise, High Throughput 24-Bit Sigma-Delta ADC
中文描述: 6-CH 24-BIT DELTA-SIGMA ADC, SERIAL ACCESS, PDIP24
封裝: MS-001, PLASTIC, DIP-24
文件頁數(shù): 8/44頁
文件大小: 411K
代理商: AD7731BN
AD7731
–8–
REV. 0
PIN FUNCT ION DE SCRIPT IONS (Continued)
Pin
No.
Pin
Mnemonic
Function
3
MCLK OUT
When the master clock for the device is a crystal/resonator, the crystal/resonator is connected between
MCLK IN and MCLK OUT . If an external clock is applied to the MCLK IN, MCLK OUT provides an
inverted clock signal. T his clock can be used to provide a clock source for external circuits and MCLK OUT
is capable of driving one CMOS load.
Clock Polarity. Logic Input. T his determines the polarity of the serial clock. If the active edge for the proces-
sor is a high-to-low SCLK transition, this input should be low. In this mode, the AD7731 puts out data on
the DAT A OUT line in a read operation on a low-to-high transition of SCLK and clocks in data from the
DAT A IN line in a write operation on a high-to-low transition of SCLK. In applications with a noncontinuous
serial clock (such as most microcontroller applications), this means that the serial clock should idle low
between data transfers. If the active edge for the processor is a low-to-high SCL K transition, this input
should be high. In this mode, the AD7731 puts out data on the DAT A OUT line in a read operation on a
high-to-low transition of SCLK and clocks in data from the DAT A IN line in a write operation on a low-to-
high transition of SCLK . In applications with a noncontinuous serial clock (such as most microcontroller
applications), this means that the serial clock should idle high between data transfers.
Logic Input that allows for synchronization of the digital filters and analog modulators when using a number
of AD7731s. While
SYNC
is low, the nodes of the digital filter, the filter control logic and the calibration
control logic are reset and the analog modulator is also held in its reset state.
SYNC
does not affect the
digital interface but does reset
RDY
to a high state if it is low. While
SYNC
is asserted, the Mode Bits may
be set up for a subsequent operation that will commence when the
SYNC
pin is deasserted.
Logic Input. Active low input that resets the control logic, interface logic, digital filter, analog modulator and
all on-chip registers of the part to power-on status. Effectively, everything on the part except for the clock
oscillator is reset when the
RESET
pin is exercised.
No Connect. T he user is advised not to connect anything to this pin.
Ground reference point for analog circuitry.
Analog Positive Supply Voltage. T he AV
DD
to AGND differential is 5 V nominal.
Analog Input Channel 1. Programmable-gain analog input that can be used as a pseudo-differential input
when used with AIN6 or as the positive input of a differential pair when used with AIN2.
Analog Input Channel 2. Programmable-gain analog input that can be used as a pseudo-differential input
when used with AIN6 or as the negative input of a differential pair when used with AIN1.
Analog Input Channel 3 or Digital Output 1. T his pin can be used as either an analog input or a digital
output bit as determined by the DEN bit of the Mode Register. When selected as a programmable-gain
analog input, it can be used as a pseudo-differential input when used with AIN6 or as the positive input of a
differential pair when used with AIN4. When selected as a digital output, this output can be programmed
over the serial interface using bit D1 of the Mode Register.
Analog Input Channel 4 or Digital Output 0. T his pin can be used as either an analog input or a digital
output bit as determined by the DEN bit of the Mode Register. When selected as a programmable-gain
analog input, it can be used as a pseudo-differential input when used with AIN6 or as the negative input of a
differential pair when used with AIN3. When selected as a digital output, this output can be programmed
over the serial interface using bit D0 of the Mode Register.
Reference Input. Positive terminal of the differential reference input to the AD7731. REF IN(+) can lie
anywhere between AV
DD
and AGND. T he nominal reference voltage (i.e., the differential voltage between
REF IN(+) and REF IN(–)) should be +2.5 V when the HIREF bit of the Mode Register is 0 and is +5 V
when the HIREF bit of the Mode Register is 1.
Reference Input. Negative terminal of the differential reference input to the AD7731. T he REF IN(–) can lie
anywhere between AV
DD
and AGND.
Analog Input Channel 5. Programmable-gain analog input which can be used is the positive input of a differ-
ential pair when used with AIN6.
Analog Input Channel 6. Reference point for AIN1 through AIN4 in pseudo-differential mode or as the
negative input of a differential input pair when used with AIN5.
Logic Input. T aking this pin low shuts down the analog and digital circuitry, reducing current consumption
to the 10
μ
A range. T he on-chip registers retain all their values when the part is in standby mode.
Chip Select. Active low L ogic Input used to select the AD7731. With this input hardwired low, the
AD7731 can operate in its three-wire interface mode with SCLK , DIN and DOUT used to interface to the
device.
CS
can be used to select the device in systems with more than one device on the serial bus or as a
frame synchronization signal in communicating with the AD7731.
4
POL
5
SYNC
6
RESET
7
8
9
10
NC
AGND
AV
DD
AIN1
11
AIN2
12
AIN3/D1
13
AIN4/D0
14
REF IN(+)
15
REF IN(–)
16
AIN5
17
AIN6
18
STANDBY
19
CS
相關(guān)PDF資料
PDF描述
AD7731BR Low Noise, High Throughput 24-Bit Sigma-Delta ADC
AD7731BRU Low Noise, High Throughput 24-Bit Sigma-Delta ADC
AD7731EB Precision, Zero-Drift Instrumentation Amplifier; Package: SO; No of Pins: 16; Temperature Range: 0°C to +70°C
AD7732 2-Channel, +-10 V Input Range, High Throughput, 24-Bit SIGMA- ADC
AD7732BRU 2-Channel, +-10 V Input Range, High Throughput, 24-Bit SIGMA- ADC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD7731BNZ 功能描述:IC ADC 24BIT SIGMA-DELTA 24DIP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 位數(shù):12 采樣率(每秒):300k 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散(最大):75mW 電壓電源:單電源 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC(0.295",7.50mm 寬) 供應(yīng)商設(shè)備封裝:24-SOIC 包裝:帶卷 (TR) 輸入數(shù)目和類型:1 個單端,單極;1 個單端,雙極
AD7731BR 功能描述:IC ADC 24BIT 24-SOIC RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 位數(shù):12 采樣率(每秒):300k 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散(最大):75mW 電壓電源:單電源 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC(0.295",7.50mm 寬) 供應(yīng)商設(shè)備封裝:24-SOIC 包裝:帶卷 (TR) 輸入數(shù)目和類型:1 個單端,單極;1 個單端,雙極
AD7731BR-REEL 功能描述:IC ADC 24BIT SIGMA-DELTA 24-SOIC RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 位數(shù):12 采樣率(每秒):300k 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散(最大):75mW 電壓電源:單電源 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC(0.295",7.50mm 寬) 供應(yīng)商設(shè)備封裝:24-SOIC 包裝:帶卷 (TR) 輸入數(shù)目和類型:1 個單端,單極;1 個單端,雙極
AD7731BR-REEL7 功能描述:IC ADC 24BIT SIGMA-DELTA 24-SOIC RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 位數(shù):12 采樣率(每秒):300k 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散(最大):75mW 電壓電源:單電源 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC(0.295",7.50mm 寬) 供應(yīng)商設(shè)備封裝:24-SOIC 包裝:帶卷 (TR) 輸入數(shù)目和類型:1 個單端,單極;1 個單端,雙極
AD7731BRU 功能描述:IC ADC 24BIT SIGMA-DELTA 24TSSOP RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 位數(shù):12 采樣率(每秒):300k 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散(最大):75mW 電壓電源:單電源 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC(0.295",7.50mm 寬) 供應(yīng)商設(shè)備封裝:24-SOIC 包裝:帶卷 (TR) 輸入數(shù)目和類型:1 個單端,單極;1 個單端,雙極
主站蜘蛛池模板: 南康市| 峨山| 安徽省| 曲水县| 祁门县| 怀化市| 崇信县| 炎陵县| 烟台市| 中阳县| 白银市| 苍溪县| 松溪县| 厦门市| 南投县| 阳西县| 林口县| 三穗县| 大悟县| 涞源县| 通海县| 张北县| 穆棱市| 泰来县| 谷城县| 黄陵县| 南投县| 阿合奇县| 湖州市| 治县。| 临清市| 鲁山县| 庆元县| 霍林郭勒市| 阿图什市| 吴忠市| 通江县| 肇庆市| 罗源县| 陕西省| 沅江市|