欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: AD7731EB
廠商: Analog Devices, Inc.
元件分類: 運動控制電子
英文描述: Precision, Zero-Drift Instrumentation Amplifier; Package: SO; No of Pins: 16; Temperature Range: 0°C to +70°C
中文描述: 低噪聲高通量24位Σ-Δ模數轉換器(411.99十一)
文件頁數: 35/44頁
文件大小: 411K
代理商: AD7731EB
AD7731
–35–
REV. 0
Read Operation
T he reading of data from the part is from an output shift regis-
ter. On initiation of a read operation, data is transferred from
the specified register to the output shift register. T his is a paral-
lel shift and is transparent to the user. Figure 16 shows a timing
diagram for a read operation from the output shift register of the
AD7731. With the POL input at a logic high, the data is clocked
out of the output shift register on the falling edge of SCLK .
With the POL input at a logic low, the data is clocked out of the
output shift register on the rising edge of SCLK .
Figure 16 also shows the
CS
input being used to decode the
read operation to the AD7731. However, this
CS
input can be
used in a number of different ways. It is possible to operate the
part in three-wire mode where the
CS
input is tied low perma-
nently. In this case, the SCLK line should idle high between
data transfer when the POL input is high and should idle low
between data transfers when the POL input is low. For POL = 1,
the first falling edge of SCLK clocks data from the output shift
register onto the DOUT line of the AD7731. It is then clocked
into the microcontroller on the next rising edge of SCLK . For
POL = 0, the first clock edge which clocks data from the AD7731
onto the DOUT line is a rising edge. It is then clocked into the
microcontroller on the next falling edge of SCLK .
In other microcontroller applications, which require a decoding
of the AD7731,
CS
can be generated from a port line. In this
case,
CS
would go low well in advance of the first falling edge of
SCLK (POL = 1) or the first rising edge of SCLK (POL = 0).
Clocking of each bit of data is as just described.
In DSP applications, the SCLK is generally a continuous clock.
In these applications, the
CS
input for the AD7731 is generated
from a frame synchronization signal from the DSP. In these
applications, the first edge after
CS
goes low is the active edge.
T he MSB of the data to be shifted into the microcontroller must
be set up prior to this first active edge. Unlike microcontroller
applications, the DSP does not provide a clock edge to clock the
MSB from the AD7731. In this case, the
CS
of the AD7731
places the MSB on the DOUT line. For processors with the
rising edge of SCLK as the active edge, the POL input should
be tied high. In this case, the microcontroller takes data on the
rising edge. If
CS
goes low while SCLK is low, the MSB is
clocked out on the DOUT line from the
CS
. Subsequent data
bits are clocked from the falling edge of SCLK . For processors
with the falling edge of SCLK as the active edge, the POL input
should be tied low. In this case, the microcontroller takes data
on the falling edge. If
CS
goes low while SCLK is high, then the
MSB is clocked out on the DOUT line from the
CS
. Subse-
quent data bits are clocked from the rising edge of SCLK .
T he
RDY
line is used as a status signal to indicate when data is
ready to be read from the AD7731’s data register.
RDY
goes
low when a new data word is available in the data register. It is
reset high when a read operation from the data register is com-
plete. It also goes high prior to the updating of the data register
to indicate when a read from the data register should not be
initiated. T his is to ensure that the transfer of data from the data
register to the output shift register does not occur while the data
register is being updated. It is possible to read the same data
twice from the output register even though the
RDY
line returns
high after the first read operation. Care must be taken, however,
to ensure that the read operations are not initiated as the next
output update is about to take place.
For systems with a single data line, the DIN and DOUT lines
on the AD7731 can be connected together but care must be
taken in this case not to place the part in continuous read mode
as the part monitors DIN while supplying data on DOUT and
as a result, it may not be possible to take the part out of its
continuous read mode.
DOUT
SCLK
(POL = 1)
CS
RDY
MSB
t
5
t
7
t
9
LSB
t
8
t
6
t
4
t
3
t
10
SCLK
(POL = 0)
t
5A
t
6
t
7
Figure 17. Read Cycle Timing Diagram
相關PDF資料
PDF描述
AD7732 2-Channel, +-10 V Input Range, High Throughput, 24-Bit SIGMA- ADC
AD7732BRU 2-Channel, +-10 V Input Range, High Throughput, 24-Bit SIGMA- ADC
AD773A 10-Bit, 20 MSPS Monolithic A/D Converter
AD773AJD 10-Bit, 20 MSPS Monolithic A/D Converter
AD773AKD 10-Bit, 20 MSPS Monolithic A/D Converter
相關代理商/技術參數
參數描述
AD7732 制造商:AD 制造商全稱:Analog Devices 功能描述:2-Channel, +-10 V Input Range, High Throughput, 24-Bit SIGMA- ADC
AD7732BRU 功能描述:IC ADC 24BIT 2-CH 28-TSSOP RoHS:否 類別:集成電路 (IC) >> 數據采集 - 模數轉換器 系列:- 標準包裝:1,000 系列:- 位數:12 采樣率(每秒):300k 數據接口:并聯 轉換器數目:1 功率耗散(最大):75mW 電壓電源:單電源 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC(0.295",7.50mm 寬) 供應商設備封裝:24-SOIC 包裝:帶卷 (TR) 輸入數目和類型:1 個單端,單極;1 個單端,雙極
AD7732BRU-REEL 制造商:Analog Devices 功能描述:ADC Single Delta-Sigma 15.437ksps 24-bit Serial 28-Pin TSSOP T/R 制造商:Analog Devices 功能描述:ADC SGL DELTA-SIGMA 15.437KSPS 24BIT SERL 28TSSOP - Tape and Reel
AD7732BRU-REEL7 制造商:Analog Devices 功能描述:ADC Single Delta-Sigma 15.437ksps 24-bit Serial 28-Pin TSSOP T/R 制造商:Analog Devices 功能描述:ADC SGL DELTA-SIGMA 15.437KSPS 24BIT SERL 28TSSOP - Tape and Reel 制造商:Rochester Electronics LLC 功能描述:2 DIFF CH :10V INPUT, 28-BIT SD ADC - Tape and Reel
AD7732BRUZ 功能描述:IC ADC 24BIT 2-CH 28-TSSOP RoHS:是 類別:集成電路 (IC) >> 數據采集 - 模數轉換器 系列:- 標準包裝:1 系列:microPOWER™ 位數:8 采樣率(每秒):1M 數據接口:串行,SPI? 轉換器數目:1 功率耗散(最大):- 電壓電源:模擬和數字 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:24-VFQFN 裸露焊盤 供應商設備封裝:24-VQFN 裸露焊盤(4x4) 包裝:Digi-Reel® 輸入數目和類型:8 個單端,單極 產品目錄頁面:892 (CN2011-ZH PDF) 其它名稱:296-25851-6
主站蜘蛛池模板: 乌拉特后旗| 纳雍县| 苍溪县| 冕宁县| 黄梅县| 武义县| 泸州市| 沁阳市| 高唐县| 聊城市| 花垣县| 黄大仙区| 孟州市| 当阳市| 改则县| 牟定县| 托克逊县| 娱乐| 米林县| 巫山县| 南昌市| 山阴县| 讷河市| 都江堰市| 游戏| 仁寿县| 德惠市| 平遥县| 延寿县| 普定县| 太仆寺旗| 江达县| 含山县| 同德县| 文成县| 长沙县| 息烽县| 连平县| 蒲江县| 渝北区| 内江市|