- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄373916 > AD7782BRU (ANALOG DEVICES INC) Read Only, Pin Configured 24-Bit ADC PDF資料下載
參數(shù)資料
| 型號(hào)： | AD7782BRU |
| 廠(chǎng)商： | ANALOG DEVICES INC |
| 元件分類(lèi)： | ADC |
| 英文描述： | Read Only, Pin Configured 24-Bit ADC |
| 中文描述： | 2-CH 24-BIT DELTA-SIGMA ADC, SERIAL ACCESS, PDSO16 |
| 封裝： | PLASTIC, TSSOP-16 |
| 文件頁(yè)數(shù)： | 8/12頁(yè) |
| 文件大小： | 126K |
| 代理商： | AD7782BRU |
REV. 0
AD7782
–8–
NOISE PERFORMANCE
Table I shows the output rms noise and output peak-to-peak
resolution in bits (rounded to the nearest 0.5 LSB) for the two
input voltage ranges. The numbers are typical and generated at
a differential input voltage of 0 V. The peak-to-peak resolution
figures represent the resolution for which there will be no code
flicker within a six-sigma limit. The output noise comes from
two sources. The first is the electrical noise in the semiconduc-
tor devices (device noise) used in the implementation of the
modulator. Secondly, when the analog input is converted into
the digital domain, quantization noise is added. The device
noise is at a low level and is independent of frequency. The
quantization noise starts at an even lower level but rises rapidly
with increasing frequency to become the dominant noise source.
Table I. Typical Output RMS Noise and
Peak-to-Peak Resolution vs. Input Range
Input Range
160 mV
2.56 V
Noise (
μ
V)
0.65
2.30
Peak-to-Peak Resolution (Bits)
16.5
18.5
DIGITAL INTERFACE
The AD7782
’
s serial interface consists of four signals,
CS
, SCLK,
DOUT/
RDY
, and MODE. The MODE pin is used to select the
master/slave mode of operation. When the part is configured as
a master, SCLK is an output while SCLK is an input when
slave mode is selected. Data transfers take place with respect to
this SCLK signal. The DOUT/
RDY
line is used for accessing
data from the data register. This pin also functions as a
RDY
line. When a conversion is complete, DOUT/
RDY
goes low to
indicate that data is ready to be read from the AD7782
’
s data
register. It is reset high when a read operation from the data
register is complete. It also goes high prior to the updating of
the output register to indicate when
not
to read from the device
to ensure that a data read is not attempted while the register is
being updated. The digital conversion is also output on this pin.
CS
is used to select the device and to place the device in standby
mode. When
CS
is taken low, the AD7782 is powered up, the
PLL locks and the device initiates a conversion on the selected
channel. The device will continue to convert until
CS
is taken
high. When
CS
is taken high, the AD7782 is placed in standby
mode minimizing the current consumption. The conversion is
aborted, DOUT and SCLK are three-stated and the result in
the data register is lost.
Figure 2 shows the timing diagram for interfacing to the AD7782
with
CS
used to decode the part.
MASTER MODE (MODE = 0)
In this mode, SCLK is provided by the AD7782. With
CS
low,
SCLK becomes active when a conversion is complete and generates
twenty four falling and rising edges. The DOUT/
RDY
pin, which
is normally high, goes low to indicate that a conversion is complete.
Data is output on the DOUT/
RDY
pin following the SCLK falling
edge and is valid on the SCLK rising edge. When the 24-bit word
has been output, SCLK idles high until the next conversion is
complete. DOUT/
RDY
returns high and will remain high until
another conversion is available. It then operates as a
RDY
signal
again. The part will continue to convert until
CS
is taken high.
SCLK and DOUT/
RDY
are three-stated when
CS
is taken high.
SLAVE MODE (MODE = 1)
In slave mode, the SCLK is generated externally. SCLK must
idle high between data transfers. With
CS
low, DOUT/
RDY
goes low when a conversion is complete. Twenty four SCLK
pulses are needed to transfer the digital word from the AD7782.
Twenty four consecutive pulses can be generated or, alterna-
tively, the data transfer can be split into batches. This is useful
when interfacing to a microcontroller which uses 8-bit transfers.
Data is output following the SCLK falling edge and is valid on
the SCLK rising edge.
CIRCUIT DESCRIPTION
Analog Input Channels
The ADC has two fully differential input channels. Pin
CH1
/CH2
is used to select the channels. When
CH1
/CH2 is low, channel
AIN1(+)
–
AIN1(
–
) are selected while channel AIN2(+)
–
AIN2(
–
)
are selected when
CH1
/CH2 is high. When the analog input
channel is switched, the settling time of the part must elapse
before a new valid word is available from the ADC.
The output of the ADC multiplexer feeds into a high-impedance
input stage of the buffer amplifier. As a result, the ADC inputs
can handle significant source impedances and are tailored for direct
connection to external resistive-type sensors like strain gages or
Resistance Temperature Detectors (RTDs).
The absolute input voltage range on the ADC inputs is restricted
to a range between GND + 100 mV and V
DD
–
100 mV. Care
must be taken in setting up the common-mode voltage and input
voltage range so that these limits are not exceeded; otherwise
there will be a degradation in linearity and noise performance.
Programmable Gain Amplifier
The output from the buffer on the ADC is applied to the input of
the on-chip programmable gain amplifier (PGA). The PGA gain
range is programmed via pin RANGE. With an external 2.5 V refer-
ence applied, the PGA can be programmed to have a bipolar range
of
±
160 mV (RANGE = 0) or
±
2.56 V (RANGE = 1). These
are the ranges that should appear at the input to the on-chip PGA.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD7783 | Read-Only, Pin Configured 24-Bit ADC with Excitation Current Sources |
| AD7783BRU | Read-Only, Pin Configured 24-Bit ADC with Excitation Current Sources |
| AD7783BRU-REEL | Read-Only, Pin Configured 24-Bit ADC with Excitation Current Sources |
| AD7783BRU-REEL7 | Read-Only, Pin Configured 24-Bit ADC with Excitation Current Sources |
| AD7787BRM | Low Power, 2-Channel 24-Bit Sigma-Delta ADC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD7782BRU-REEL | 功能描述:IC ADC 24BIT 2CH 16-TSSOP T/R RoHS:否 類(lèi)別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 位數(shù):16 采樣率（每秒）:45k 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:2 功率耗散（最大）:315mW 電壓電源:模擬和數(shù)字 工作溫度:0°C ~ 70°C 安裝類(lèi)型:表面貼裝 封裝/外殼:28-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:28-SOIC W 包裝:帶卷 (TR) 輸入數(shù)目和類(lèi)型:2 個(gè)單端，單極 |
| AD7782BRU-REEL7 | 制造商:Analog Devices 功能描述:ADC Single Delta-Sigma 20sps 24-bit Serial 16-Pin TSSOP T/R |
| AD7782BRUZ | 功能描述:IC ADC 24BIT 2CHAN 16TSSOP RoHS:是 類(lèi)別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 位數(shù):16 采樣率（每秒）:45k 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:2 功率耗散（最大）:315mW 電壓電源:模擬和數(shù)字 工作溫度:0°C ~ 70°C 安裝類(lèi)型:表面貼裝 封裝/外殼:28-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:28-SOIC W 包裝:帶卷 (TR) 輸入數(shù)目和類(lèi)型:2 個(gè)單端，單極 |
| AD7782BRUZ-REEL | 功能描述:IC ADC 24BIT 2CHAN 16TSSOP RoHS:是 類(lèi)別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 位數(shù):16 采樣率（每秒）:45k 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:2 功率耗散（最大）:315mW 電壓電源:模擬和數(shù)字 工作溫度:0°C ~ 70°C 安裝類(lèi)型:表面貼裝 封裝/外殼:28-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:28-SOIC W 包裝:帶卷 (TR) 輸入數(shù)目和類(lèi)型:2 個(gè)單端，單極 |
| AD7782BRUZ-REEL7 | 功能描述:IC ADC 24BIT 2CHAN 16TSSOP RoHS:是 類(lèi)別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 位數(shù):16 采樣率（每秒）:45k 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:2 功率耗散（最大）:315mW 電壓電源:模擬和數(shù)字 工作溫度:0°C ~ 70°C 安裝類(lèi)型:表面貼裝 封裝/外殼:28-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:28-SOIC W 包裝:帶卷 (TR) 輸入數(shù)目和類(lèi)型:2 個(gè)單端，單極 |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。