- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373918 > AD7837AQ (ANALOG DEVICES INC) LC2MOS Complete, Dual 12-Bit MDACs PDF資料下載
參數(shù)資料
| 型號： | AD7837AQ |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | DAC |
| 英文描述： | LC2MOS Complete, Dual 12-Bit MDACs |
| 中文描述： | DUAL, PARALLEL, WORD INPUT LOADING, 3 us SETTLING TIME, 12-BIT DAC, CDIP24 |
| 封裝： | 0.300 INCH, GLASS SEALED, CERDIP-24 |
| 文件頁數(shù)： | 11/12頁 |
| 文件大小： | 187K |
| 代理商： | AD7837AQ |
AD7837/AD7847
REV. C
–11–
MICROPROCESSOR INTERFACING–AD7837
Figures 23 to 25 show the AD7837 configured for interfacing to
microprocessors with 8-bit data bus systems. In all cases, data is
right-justified and the AD7837 is memory-mapped with the two
lowest address lines of the microprocessor address bus driving
the A0 and A1 inputs of the AD7837. Five separate memory
addresses are required, one for the each MS latch and one for
each LS latch and one for the common
LDAC
input. Data is
written to the respective input latch in two write operations.
Either high byte or low byte data can be written first to the
input latch. A write to the AD7837
LDAC
address transfers the
data from the input latches to the respective DAC latches and
updates both analog outputs. Alternatively, the
LDAC
input
can be asynchronous and can be common to several AD7837s
for simultaneous updating of a number of voltage channels.
AD7837–8051/8088 Interface
Figure 23 shows the connection diagram for interfacing the
AD7837 to both the 8051 and the 8088. On the 8051, the
signal
PSEN
is used to enable the address decoder while
DEN
is used on the 8088.
ADDRESS
DECODE
CS
LDAC
WR
DB7
DB0
ALE
AD7
AD0
8051/8088
AD7837
*
ADDRESS BUS
ADDRESS/DATA BUS
OCTAL
LATCH
WR
*
ADDITIONAL PINS OMITTED FOR CLARITY
A0 A1
EN
A15
A8
PSEN
OR
DEN
Figure 23. AD7837 to 8051/8088 Interface
AD7837–MC68008 Interface
An interface between the AD7837 and the MC68008 is shown
in Figure 24. In the diagram shown, the
LDAC
signal is derived
from an asynchronous timer but this can be derived from the
address decoder as in the previous interface diagram.
WR
DB7
R/
W
DS
DTACK
ADDRESS
DECODE
EN
CS
LDAC
DB0
D7
D0
AD7837
*
ADDRESS BUS
DATA BUS
*
ADDITIONAL PINS OMITTED FOR CLARITY
A0 A1
A19
A0
AS
TIMER
MC68008
Figure 24. AD7837 to 68008 Interface
ADDRESS
DECODE
CSA
CSB
WR
DB11
DB0
ALE
AD15
AD0
8086
AD7847
*
ADDRESS BUS
ADDRESS/DATA BUS
16 BIT
WR
*
ADDITIONAL PINS OMITTED FOR CLARITY
Figure 20. AD7847 to 8086 Interface
AD7847–MC68000 Interface
Figure 21 shows an interface between the AD7847 and the
MC68000. Once again a single MOVE instruction loads the
12-bit word into the selected DAC latch.
CSA
and
CSB
are
AND-gated to provide a
DTACK
signal when either DAC
latch is selected.
ADDRESS
DECODE
EN
CSA
CSB
WR
DB11
DB0
A23
A1
MC68000
AD7847
*
ADDRESS BUS
DATA BUS
AS
*
ADDITIONAL PINS OMITTED FOR CLARITY
R/
W
D15
D0
LDS
DTACK
Figure 21. AD7847 to MC68000 Interface
AD7847–TMS320C10 Interface
Figure 22 shows an interface between the AD7847 and the
TMS320C10 DSP processor. A single OUT instruction loads
the 12-bit word into the selected DAC latch.
ADDRESS
DECODE
EN
CSA
CSB
WR
DB11
DB0
A11
A0
TMS320C10
AD7847
*
ADDRESS BUS
DATA BUS
WE
*
ADDITIONAL PINS OMITTED FOR CLARITY
D15
D0
MEN
Figure 22. AD7847 to TMS320C10 Interface
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD7839 | Octal 13-Bit, Parallel Input, Voltage-Output DAC |
| AD7839AS | Octal 13-Bit, Parallel Input, Voltage-Output DAC |
| AD783 | Complete Very High Speed Sample-and-Hold Amplifier(高速采樣保持放大器) |
| AD7840AQ | LC2MOS Complete 14-Bit DAC |
| AD7840ARS | LC2MOS Complete 14-Bit DAC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD7837AQ/883B | 制造商:AD 制造商全稱:Analog Devices 功能描述:LC2MOS Complete, Dual 12-Bit MDACs |
| AD7837AQ883B | 制造商:AD 制造商全稱:Analog Devices 功能描述:LC2MOS Complete, Dual 12-Bit MDACs |
| AD7837AQ-883B | 制造商:AD 制造商全稱:Analog Devices 功能描述:LC2MOS Complete, Dual 12-Bit MDACs |
| AD7837AQN | 制造商:AD 制造商全稱:Analog Devices 功能描述:LC2MOS Complete, Dual 12-Bit MDACs |
| AD7837AQQ | 制造商:AD 制造商全稱:Analog Devices 功能描述:LC2MOS Complete, Dual 12-Bit MDACs |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。