- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄373919 > AD7839AS (ANALOG DEVICES INC) Octal 13-Bit, Parallel Input, Voltage-Output DAC PDF資料下載
參數(shù)資料
| 型號(hào)： | AD7839AS |
| 廠商： | ANALOG DEVICES INC |
| 元件分類(lèi)： | DAC |
| 英文描述： | Octal 13-Bit, Parallel Input, Voltage-Output DAC |
| 中文描述： | PARALLEL, WORD INPUT LOADING, 28 us SETTLING TIME, 13-BIT DAC, PQFP44 |
| 封裝： | PLASTIC, MQFP-44 |
| 文件頁(yè)數(shù)： | 9/12頁(yè) |
| 文件大小： | 153K |
| 代理商： | AD7839AS |
AD7839
–9–
REV. 0
Power-On with
CLR
Low
The output stage of the AD7839 has been designed to allow
output stability during power-on. If
CLR
is kept low during
power-on, then just after power is applied to the AD7839, the
situation is as depicted in Figure 14. G
1
, G
4
and G
6
are open
while G
2
, G
3
and G
5
are closed.
G
1
G
2
G
4
G
3
G
6
G
5
DUTGND
V
OUT
R
R
14k
V
DAC
Figure 14. Output Stage with V
DD
< 7 V or V
SS
> –3 V;
CLR
Low
V
OUT
is kept within a few hundred millivolts of DUTGND via
G
5
and a 14 k
resistor. This thin-film resistor is connected in
parallel with the gain resistors of the output amplifier. The
output amplifier is connected as a unity gain buffer via G
3
, and
the DUTGND voltage is applied to the buffer input via G
2
. The
amplifier’s output is thus at the same voltage as the DUTGND
pin. The output stage remains configured as in Figure 14 until
the voltage at V
DD
exceeds 7 V and V
SS
is more negative than
–3 V. By now the output amplifier has enough headroom to
handle signals at its input and has also had time to settle. The
internal power-on circuitry opens G
3
and G
5
and closes G
4
and
G
6
. This situation is shown in Figure 15. Now the output ampli-
fier is configured in its noise gain configuration via G
4
and G
6
.
The DUTGND voltage is still connected to the noninverting
input via G
2
and this voltage appears at V
OUT
.
G
1
G
2
G
4
G
3
G
6
G
5
DUTGND
V
OUT
R
R
14k
V
DAC
Figure 15.Output Stage with V
DD
> 7 V and V
SS
< –3 V;
CLR
Low
V
OUT
has been disconnected from the DUTGND pin by the
opening of G
5
, but will track the voltage present at DUTGND
via the configuration shown in Figure 15.
When
CLR
is taken back high, the output stage is configured as
shown in Figure 16. The internal control logic closes G
1
and
opens G
2
. The output amplifier is connected in a noninverting
gain-of-two configuration. The voltage that appears on the V
OUT
pins is determined by the data present in the DAC registers.
G
1
G
2
G
4
G
3
G
6
G
5
DUTGND
V
OUT
R
R
14k
V
DAC
Figure 16. Output Stage After
CLR
Is Taken High
Power-On with
CLR
High
If
CLR
is high on the application of power to the device, the
output stages of the AD7839 are configured as in Figure 17
while V
DD
is less than 7 V and V
SS
is more positive than –3 V.
G
1
is closed and G
2
is open, thereby connecting the output of the
DAC to the input of its output amplifier. G
3
and G
5
are closed
while G
4
and G
6
are open, thus connecting the output amplifier as
a unity gain buffer. V
OUT
is connected to DUTGND via G
5
through a 14 k
resistor until V
DD
exceeds 7 V and V
SS
is more
negative than –3 V.
G
1
G
2
G
4
G
3
G
6
G
5
DUTGND
V
OUT
R
R
14k
V
DAC
Figure 17. Output Stage Powering Up with
CLR
High
While V
DD
< 7 V or V
SS
> –3 V
When the difference between the supply voltages reaches +10 V,
the internal power-on circuitry opens G
3
and G
5
and closes G
4
and G
6
configuring the output stage as shown in Figure 18.
G
1
G
2
G
4
G
3
G
6
G
5
DUTGND
V
OUT
R
R
14k
V
DAC
Figure 18.Output Stage Powering Up with
CLR
High;
V
DD
> 7 V and V
SS
< –3 V
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD783 | Complete Very High Speed Sample-and-Hold Amplifier(高速采樣保持放大器) |
| AD7840AQ | LC2MOS Complete 14-Bit DAC |
| AD7840ARS | LC2MOS Complete 14-Bit DAC |
| AD7840JN | LC2MOS Complete 14-Bit DAC |
| AD7840JP | LC2MOS Complete 14-Bit DAC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD7839AS-REEL | 制造商:Analog Devices 功能描述:DAC 8-CH R-2R 13-bit 44-Pin MQFP T/R 制造商:Rochester Electronics LLC 功能描述:OCTAL 13-BIT +/- 10V OUTPUT DAC I.C. - Tape and Reel |
| AD7839ASZ | 功能描述:IC DAC 13BIT OCTAL V-OUT 44-MQFP RoHS:是 類(lèi)別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:50 系列:- 設(shè)置時(shí)間:4µs 位數(shù):12 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:2 電壓電源:單電源 功率耗散（最大）:- 工作溫度:-40°C ~ 85°C 安裝類(lèi)型:表面貼裝 封裝/外殼:8-TSSOP，8-MSOP（0.118"，3.00mm 寬） 供應(yīng)商設(shè)備封裝:8-uMAX 包裝:管件 輸出數(shù)目和類(lèi)型:2 電壓，單極 采樣率（每秒）:* 產(chǎn)品目錄頁(yè)面:1398 (CN2011-ZH PDF) |
| AD7839ASZ | 制造商:Analog Devices 功能描述:IC 13-BIT DAC |
| AD7839ASZ-REEL | 功能描述:IC DAC 13BIT OCT VOLT OUT 44MQFP RoHS:是 類(lèi)別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1,000 系列:- 設(shè)置時(shí)間:1µs 位數(shù):8 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:8 電壓電源:雙 ± 功率耗散（最大）:941mW 工作溫度:0°C ~ 70°C 安裝類(lèi)型:表面貼裝 封裝/外殼:24-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:24-SOIC W 包裝:帶卷 (TR) 輸出數(shù)目和類(lèi)型:8 電壓，單極 采樣率（每秒）:* |
| AD783AN | 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:Sample/Track-and-Hold Amplifier |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。