欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: AD7840KN
廠商: ANALOG DEVICES INC
元件分類: DAC
英文描述: LC2MOS Complete 14-Bit DAC
中文描述: SERIAL, PARALLEL, WORD INPUT LOADING, 2.5 us SETTLING TIME, 14-BIT DAC, PDIP24
封裝: PLASTIC, DIP-24
文件頁數: 10/16頁
文件大小: 337K
代理商: AD7840KN
AD7840
REV. B
–10–
MICROPROCE SSOR INT E RFACING
T he AD7840 logic architecture allows two interfacing options
for interfacing the part to microprocessor systems. It offers a
14-bit wide parallel format and a serial format. Fast pulse
widths and data setup times allow the AD7840 to interface
directly to most microprocessors including the DSP processors.
Suitable interfaces to various microprocessors are shown in
Figures 15 to 23.
Parallel Interfacing
Figures 15 to 17 show interfaces to the DSP processors, the
ADSP-2100, the T MS32010 and T MS32020. An external
timer controls the updating of the AD7840. Data is loaded to
the AD7840 input latch using the following instructions:
ADSP-2100: DM(DAC) = MR0
T MS32010: OUT DAC,D
T MS32020: OUT DAC,D
MR0 = ADSP-2100 MR0 Register
D = Data Memory Address
DAC = AD7840 Address
Figure 15. AD7840–ADSP-2100 Parallel Interface
Figure 16. AD7840–TMS32010 Parallel Interface
Figure 17. AD7840–TMS32020 Parallel Interface
Some applications may require that the updating of the AD7840
DAC latch be controlled by the microprocessor rather than the
external timer. One option (for double-buffered interfacing) is
to decode the AD7840
LDAC
from the address bus so that a
write operation to the DAC latch (at a separate address than the
input latch) updates the output. An example of this is shown in
the 8086 interface of Figure 18. Note that connecting the
LDAC
input to the
CS
input will not load the DAC latch cor-
rectly since both latches cannot he transparent at the same time.
AD7840–8086 Interface
Figure 18 shows an interface between the AD7840 and the 8086
microprocessor. For this interface, the
LDAC
input is derived
from a decoded address. If the least significant address line, A0,
is decoded then the input latch and the DAC latch can reside at
consecutive addresses. A move instruction loads the input latch
while a second move instruction updates the DAC latch and the
AD7840 output. T he move instruction to load a data word
WX YZ to the input latch is as follows:
MOV DAC,#YZWX
DAC = AD7840 Address
Figure 18. AD7840–8086 Parallel Interface
相關PDF資料
PDF描述
AD7840KP LC2MOS Complete 14-Bit DAC
AD7840SQ LC2MOS Complete 14-Bit DAC
AD7840 LC2MOS Complete 14-Bit DAC
AD7840BQ LC2MOS Complete 14-Bit DAC
AD7841 Octal 14-Bit, Parallel Input, Voltage-Output DAC
相關代理商/技術參數
參數描述
AD7840KNZ 功能描述:IC DAC 14BIT LC2MOS VOUT 24-DIP RoHS:是 類別:集成電路 (IC) >> 數據采集 - 數模轉換器 系列:- 產品培訓模塊:Data Converter Fundamentals DAC Architectures 標準包裝:750 系列:- 設置時間:7µs 位數:16 數據接口:并聯 轉換器數目:1 電壓電源:雙 ± 功率耗散(最大):100mW 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-LCC(J 形引線) 供應商設備封裝:28-PLCC(11.51x11.51) 包裝:帶卷 (TR) 輸出數目和類型:1 電壓,單極;1 電壓,雙極 采樣率(每秒):143k
AD7840KP 功能描述:IC DAC 14BIT LOW PWR 5V 28-PLCC RoHS:否 類別:集成電路 (IC) >> 數據采集 - 數模轉換器 系列:- 產品培訓模塊:Data Converter Fundamentals DAC Architectures 標準包裝:750 系列:- 設置時間:7µs 位數:16 數據接口:并聯 轉換器數目:1 電壓電源:雙 ± 功率耗散(最大):100mW 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-LCC(J 形引線) 供應商設備封裝:28-PLCC(11.51x11.51) 包裝:帶卷 (TR) 輸出數目和類型:1 電壓,單極;1 電壓,雙極 采樣率(每秒):143k
AD7840KP-REEL 功能描述:14 Bit Digital to Analog Converter 1 28-PLCC (11.51x11.51) 制造商:analog devices inc. 系列:- 包裝:帶卷(TR) 零件狀態:上次購買時間 位數:14 數模轉換器數:1 建立時間:4μs 輸出類型:Voltage - Buffered 差分輸出:無 數據接口:并聯,串行 參考類型:外部, 內部 電壓 - 電源,模擬:±5V 電壓 - 電源,數字:- INL/DNL(LSB):±1(最大),±0.9(最大) 架構:R-2R 工作溫度:0°C ~ 70°C 封裝/外殼:28-LCC(J 形引線) 供應商器件封裝:28-PLCC(11.51x11.51) 標準包裝:1
AD7840KPZ 功能描述:IC DAC 14BIT LOW PWR 5V 28-PLCC RoHS:是 類別:集成電路 (IC) >> 數據采集 - 數模轉換器 系列:- 產品培訓模塊:Data Converter Fundamentals DAC Architectures 標準包裝:750 系列:- 設置時間:7µs 位數:16 數據接口:并聯 轉換器數目:1 電壓電源:雙 ± 功率耗散(最大):100mW 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-LCC(J 形引線) 供應商設備封裝:28-PLCC(11.51x11.51) 包裝:帶卷 (TR) 輸出數目和類型:1 電壓,單極;1 電壓,雙極 采樣率(每秒):143k
AD7840KPZ-RL 功能描述:14 Bit Digital to Analog Converter 1 28-PLCC (11.51x11.51) 制造商:analog devices inc. 系列:- 包裝:帶卷(TR) 零件狀態:在售 位數:14 數模轉換器數:1 建立時間:4μs 輸出類型:Voltage - Buffered 差分輸出:無 數據接口:并聯,串行 參考類型:外部, 內部 電壓 - 電源,模擬:±5V 電壓 - 電源,數字:- INL/DNL(LSB):±1(最大),±0.9(最大) 架構:R-2R 工作溫度:0°C ~ 70°C 封裝/外殼:28-LCC(J 形引線) 供應商器件封裝:28-PLCC(11.51x11.51) 標準包裝:1
主站蜘蛛池模板: 北宁市| 桐柏县| 广州市| 日照市| 曲松县| 遵义县| 永修县| 文化| 吴忠市| 周至县| 阜宁县| 台江县| 柘荣县| 英吉沙县| 新干县| 西林县| 景宁| 河曲县| 孙吴县| 霍山县| 鄂州市| 金阳县| 桐梓县| 安西县| 民乐县| 中西区| 澜沧| 翁牛特旗| 芦溪县| 枞阳县| 木兰县| 辽阳市| 金湖县| 阿拉善右旗| 江西省| 金堂县| 石首市| 沙雅县| 靖安县| 柳江县| 五峰|