- 您現在的位置：買賣IC網 > PDF目錄373919 > AD7840KN (ANALOG DEVICES INC) LC2MOS Complete 14-Bit DAC PDF資料下載
參數資料
| 型號： | AD7840KN |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | DAC |
| 英文描述： | LC2MOS Complete 14-Bit DAC |
| 中文描述： | SERIAL, PARALLEL, WORD INPUT LOADING, 2.5 us SETTLING TIME, 14-BIT DAC, PDIP24 |
| 封裝： | PLASTIC, DIP-24 |
| 文件頁數： | 11/16頁 |
| 文件大小： | 337K |
| 代理商： | AD7840KN |
AD7840
REV. B
–11–
AD7840–68000 Interface
An interface between the AD7840 and the 68000 microproces-
sor is shown in Figure 19. In this interface example, the
LDAC
input is hardwired low. As a result the DAC latch and analog
output are updated on the rising edge of
WR
. A single move
instruction, therefore, loads the input latch and updates the output.
MOVE.W D0,$DAC
D0 = 68000 D0 Register
DAC = AD7840 Address
Figure 19. AD7840–MC68000 Parallel Interface
Serial Interfacing
Figures 20 to 23 show the AD7840 configured for serial inter-
facing with the
CS
input hardwired to –5 V. T he parallel bus is
not activated during serial communication with the AD7840.
AD7840–ADSP-2101/ADSP-2102 Serial Interface
Figure 20 shows a serial interface between the AD7840 and the
ADSP-2101/ADSP-2102 DSP processor. Also included in the
interface is the AD7870, a 12-bit A/D converter. An interface
such as this is suitable for modem and other applications which
have a DAC and an ADC in serial communication with a
microprocessor.
T he interface uses just one of the two serial ports of the
ADSP-2101/ADSP-2102. Conversion is initiated on the
AD7870 at a fixed sample rate (e.g., 9.6 kHz) which is provided
by a timer or clock recovery circuitry. While communication
takes place between the ADC and the ADSP-2101/ ADSP-2102,
the AD7870
SSTRB
line is low. T his
SSTRB
line is used to
provide a frame synchronization pulse for the AD7840
SYNC
and ADSP-2101/ADSP-2102 T FS lines. T his means that com-
munication between the processor and the AD7840 can only
take place while the AD7870 is communicating with the processor.
T his arrangement is desirable in systems such as modems where
the DAC and ADC communication should be synchronous.
T he use of the AD7870 SCLK for the AD7840 SCLK and
ADSP-2101/ADSP-2102 SCLK means that only one serial port
of the processor is used. T he serial clock for the AD7870 must
be set for continuous clock for correct operation of this interface.
Data from the ADSP-2101/ADSP-2102 is valid on the falling
edge of SCLK . T he
LDAC
input of the AD7840 is permanently
low so the update of the DAC latch and analog output takes
place on the sixteenth falling edge of SCLK (with
SYNC
low).
T he FORMAT pin of the AD7840 must be tied to +5 V and
the JUST IFY pin tied to DGND for this interface to operate
correctly.
Figure 20. Complete DAC/ADC Serial Interface
AD7840–DSP56000 Serial Interface
A serial interface between the AD7840 and the DSP56000 is
shown in Figure 21. T he DSP56000 is configured for normal
mode synchronous operation with gated clock. It is also set up
for a 16-bit word with SCK and SC2 as outputs and the FSL
control bit set to a 0. SCK is internally generated on the
DSP56000 and applied to the AD7840 SCLK input. Data from
the DSP56000 is valid on the falling edge of SCK . T he SC2
output provides the framing pulse for valid data. T his line must
be inverted before being applied to the
SYNC
input of the
AD7840.
T he
LDAC
input of the AD7840 is connected to DGND so the
update of the DAC latch takes place on the sixteenth falling
edge of SCLK . As with the previous interface, the FORMAT
pin of the AD7840 must be tied to +5 V and the JUST IFY pin
tied to DGND.
Figure 21. AD7840–DSP56000 Serial Interface
相關PDF資料 |
PDF描述 |
|---|---|
| AD7840KP | LC2MOS Complete 14-Bit DAC |
| AD7840SQ | LC2MOS Complete 14-Bit DAC |
| AD7840 | LC2MOS Complete 14-Bit DAC |
| AD7840BQ | LC2MOS Complete 14-Bit DAC |
| AD7841 | Octal 14-Bit, Parallel Input, Voltage-Output DAC |
相關代理商/技術參數 |
參數描述 |
|---|---|
| AD7840KNZ | 功能描述:IC DAC 14BIT LC2MOS VOUT 24-DIP RoHS:是 類別:集成電路 (IC) >> 數據采集 - 數模轉換器 系列:- 產品培訓模塊:Data Converter Fundamentals DAC Architectures 標準包裝:750 系列:- 設置時間:7µs 位數:16 數據接口:并聯 轉換器數目:1 電壓電源:雙 ± 功率耗散（最大）:100mW 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-LCC（J 形引線） 供應商設備封裝:28-PLCC（11.51x11.51） 包裝:帶卷 (TR) 輸出數目和類型:1 電壓，單極；1 電壓，雙極 采樣率（每秒）:143k |
| AD7840KP | 功能描述:IC DAC 14BIT LOW PWR 5V 28-PLCC RoHS:否 類別:集成電路 (IC) >> 數據采集 - 數模轉換器 系列:- 產品培訓模塊:Data Converter Fundamentals DAC Architectures 標準包裝:750 系列:- 設置時間:7µs 位數:16 數據接口:并聯 轉換器數目:1 電壓電源:雙 ± 功率耗散（最大）:100mW 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-LCC（J 形引線） 供應商設備封裝:28-PLCC（11.51x11.51） 包裝:帶卷 (TR) 輸出數目和類型:1 電壓，單極；1 電壓，雙極 采樣率（每秒）:143k |
| AD7840KP-REEL | 功能描述:14 Bit Digital to Analog Converter 1 28-PLCC (11.51x11.51) 制造商:analog devices inc. 系列:- 包裝:帶卷（TR） 零件狀態:上次購買時間 位數:14 數模轉換器數:1 建立時間:4μs 輸出類型:Voltage - Buffered 差分輸出:無 數據接口:并聯，串行 參考類型:外部， 內部 電壓 - 電源，模擬:±5V 電壓 - 電源，數字:- INL/DNL（LSB）:±1（最大），±0.9（最大） 架構:R-2R 工作溫度:0°C ~ 70°C 封裝/外殼:28-LCC（J 形引線） 供應商器件封裝:28-PLCC（11.51x11.51） 標準包裝:1 |
| AD7840KPZ | 功能描述:IC DAC 14BIT LOW PWR 5V 28-PLCC RoHS:是 類別:集成電路 (IC) >> 數據采集 - 數模轉換器 系列:- 產品培訓模塊:Data Converter Fundamentals DAC Architectures 標準包裝:750 系列:- 設置時間:7µs 位數:16 數據接口:并聯 轉換器數目:1 電壓電源:雙 ± 功率耗散（最大）:100mW 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-LCC（J 形引線） 供應商設備封裝:28-PLCC（11.51x11.51） 包裝:帶卷 (TR) 輸出數目和類型:1 電壓，單極；1 電壓，雙極 采樣率（每秒）:143k |
| AD7840KPZ-RL | 功能描述:14 Bit Digital to Analog Converter 1 28-PLCC (11.51x11.51) 制造商:analog devices inc. 系列:- 包裝:帶卷（TR） 零件狀態:在售 位數:14 數模轉換器數:1 建立時間:4μs 輸出類型:Voltage - Buffered 差分輸出:無 數據接口:并聯，串行 參考類型:外部， 內部 電壓 - 電源，模擬:±5V 電壓 - 電源，數字:- INL/DNL（LSB）:±1（最大），±0.9（最大） 架構:R-2R 工作溫度:0°C ~ 70°C 封裝/外殼:28-LCC（J 形引線） 供應商器件封裝:28-PLCC（11.51x11.51） 標準包裝:1 |
發布緊急采購，3分鐘左右您將得到回復。