- 您現在的位置：買賣IC網 > PDF目錄373920 > AD7858L* (Analog Devices, Inc.) 3 V to 5 V Single Supply. 200 kSPS 8-Channel. 12-Bit Sampling ADC PDF資料下載
參數資料
| 型號： | AD7858L* |
| 廠商： | Analog Devices, Inc. |
| 英文描述： | 3 V to 5 V Single Supply. 200 kSPS 8-Channel. 12-Bit Sampling ADC |
| 中文描述： | 3 V至5 V單電源。 200 kSPS的8通道。 12位采樣ADC |
| 文件頁數： | 18/32頁 |
| 文件大小： | 315K |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁當前第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁
REV. B
–18–
AD7858/AD7858L
PERFORMANCE CURVES
Figure 18 shows a typical FFT plot for the AD7858 at 200 kHz
sample rate and 10 kHz input frequency.
FREQUENCY
–
kHz
0
–
20
–
120
0
100
20
S
–
40
60
–
40
–
60
–
80
80
–
100
AV
DD
= DV
= 3.3V
f
SAMPLE
= 200kHz
f
IN
SNR = 72.04dB
THD =
–
88.43dB
Figure 18. FFT Plot
Figure 19 shows the SNR vs. Frequency for different supplies
and different external references.
INPUT FREQUENCY
–
kHz
74
73
0
100
20
S
–
40
60
72
71
70
80
69
AV
DD
= DV
DD
WITH 2.5V REFERENCE
UNLESS STATED OTHERWISE
5.0V SUPPLIES, WITH 5V REFERENCE
5.0V SUPPLIES
5.0V SUPPLIES, L VERSION
3.3V SUPPLIES
Figure 19. SNR vs. Frequency
Figure 20 shows the Power Supply Rejection Ratio vs. Fre-
quency for the part. The Power Supply Rejection Ratio is de-
fined as the ratio of the power in adc output at frequency f to
the power of a full-scale sine wave.
PSRR (dB) =
10
log (Pf/Pfs)
Pf
= Power at frequency f in adc output,
Pfs
= power of a
full-scale sine wave. Here a 100 mV peak-to-peak sine wave is
coupled onto the AV
DD
supply while the digital supply is left
unaltered. Both the 3.3 V and 5.0 V supply performances are
shown.
INPUT FREQUENCY
–
kHz
–
78
–
80
–
90
0
100
20
P
–
40
60
–
82
–
84
–
86
80
–
88
AV
DD
= DV
DD
= 3.3V/5.0V,
100mVp-p SINE WAVE ON AV
DD
3.3V
5.0V
Figure 20. PSRR vs. Frequency
POWER-DOWN OPTIONS
The AD7858 provides flexible power management to allow the
user to achieve the best power performance for a given through-
put rate. The power management options are selected by
programming the power management bits, PMGT1 and PMGT0,
in the control register and by use of the
SLEEP
pin. Table VI
summarizes the power-down options that are available and how
they can be selected by using either software, hardware, or a
combination of both. The AD7858 can be fully or partially
powered down. When fully powered down, all the on-chip cir-
cuitry is powered down and I
DD
is 1
μ
A typ. If a partial power-
down is selected, then all the on-chip circuitry except the reference
is powered down and I
DD
is 400
μ
A typ. The choice of full or par-
tial power-down does not give any significant improvement in
throughput with a power-down between conversions. This is
discussed in the next section
–
Power-Up Times. However, a
partial power-down does allow the on-chip reference to be used
externally even though the rest of the AD7858 circuitry is pow-
ered down. It also allows the AD7858 to be powered up faster
after a long power-down period when using the on-chip refer-
ence (See Power-Up Times
–
Using On-Chip Reference).
When using the
SLEEP
pin, the power management bits PMGT1
and PMGT0 should be set to zero (default status on power-up).
Bringing the
SLEEP
pin logic high ensures normal operation,
and the part does not power down at any stage. This may be
necessary if the part is being used at high throughput rates when
it is not possible to power down between conversions. If the user
wishes to power down between conversions at lower throughput
rates (i.e. <100 kSPS for the AD7858) to achieve better power
performances, then the
SLEEP
pin should be tied logic low.
If the power-down options are to be selected in software only,
then the
SLEEP
pin should be tied logic high. By setting the
power management bits PMGT1 and PMGT0 as shown in
Table VI, a Full Power-Down, Full Power-Up, Full Power-
Down Between Conversions, and a Partial Power-Down Be-
tween Conversions can be selected.
相關PDF資料 |
PDF描述 |
|---|---|
| AD7862AR-2 | Simultaneous Sampling Dual 250 kSPS 12-Bit ADC |
| AD7862SQ-10 | Simultaneous Sampling Dual 250 kSPS 12-Bit ADC |
| AD7862AR-3 | Simultaneous Sampling Dual 250 kSPS 12-Bit ADC |
| AD7862ARS-10 | Simultaneous Sampling Dual 250 kSPS 12-Bit ADC |
| AD7862ARS-2 | Simultaneous Sampling Dual 250 kSPS 12-Bit ADC |
相關代理商/技術參數 |
參數描述 |
|---|---|
| AD7858LAN | 制造商:Analog Devices 功能描述: |
| AD7858LAN3 | 制造商:AD 制造商全稱:Analog Devices 功能描述:3 V to 5 V Single Supply, 200 kSPS 8-Channel, 12-Bit Sampling ADC |
| AD7858LANZ | 功能描述:IC ADC 12BIT 8CHAN SRL 24DIP RoHS:是 類別:集成電路 (IC) >> 數據采集 - 模數轉換器 系列:- 標準包裝:1,000 系列:- 位數:12 采樣率（每秒）:300k 數據接口:并聯 轉換器數目:1 功率耗散（最大）:75mW 電壓電源:單電源 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC（0.295"，7.50mm 寬） 供應商設備封裝:24-SOIC 包裝:帶卷 (TR) 輸入數目和類型:1 個單端，單極；1 個單端，雙極 |
| AD7858LAR | 制造商:Analog Devices 功能描述:ADC Single SAR 100ksps 12-bit Serial 24-Pin SOIC W |
發布緊急采購，3分鐘左右您將得到回復。