- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373920 > AD7858L* (Analog Devices, Inc.) 3 V to 5 V Single Supply. 200 kSPS 8-Channel. 12-Bit Sampling ADC PDF資料下載
參數(shù)資料
| 型號： | AD7858L* |
| 廠商： | Analog Devices, Inc. |
| 英文描述： | 3 V to 5 V Single Supply. 200 kSPS 8-Channel. 12-Bit Sampling ADC |
| 中文描述： | 3 V至5 V單電源。 200 kSPS的8通道。 12位采樣ADC |
| 文件頁數(shù)： | 9/32頁 |
| 文件大小： | 315K |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁當(dāng)前第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁
AD7858/AD7858L
REV. B
–9–
ON-CHIP REGISTERS
The AD7858/AD7858L powers up with a set of default conditions. The only writing required is to select the channel configuration.
Without performing any other write operations the AD7858/AD7858L still retains the flexibility for performing a full power-down
and a full self-calibration.
Extra features and flexibility, such as performing different power-down options, different types of calibrations including system
calibration, and software conversion start, can be selected by further writing to the part.
The AD7858/AD7858L contains a
Control Register
,
ADC Output Data Register
,
Status Register
,
Test Register,
and
10 Calibration Registers
. The control register is write-only, the ADC output data register and the status register are read-only, and
the test and calibration registers are both read/write registers. The Test Register is used for testing the part and should not be written to.
Addressing the On-Chip Registers
Writing
A write operation to the AD7858/AD7858L consists of 16 bits. The two MSBs, ADDR0 and ADDR1, are decoded to determine
which register is addressed, and the subsequent 14 bits of data are written to the addressed register. It is not until all 16 bits are
written that the data is latched into the addressed registers. Table I shows the decoding of the address bits while Figure 4 shows the
overall write register hierarchy.
Table I. Write Register Addressing
ADDR1
ADDR0
Comment
0
0
0
1
This combination does not address any register so the subsequent 14 data bits are ignored.
This combination addresses the
TEST REGISTER
. The subsequent 14 data bits are written to the test
register.
This combination addresses the
CALIBRATION REGISTERS
. The subsequent 14 data bits are written
to the selected calibration register.
This combination addresses the
CONTROL REGISTER
. The subsequent 14 data bits are written to the
control register.
1
0
1
1
Reading
To read from the various registers the user must first write to Bits 6 and 7 in the Control Register, RDSLT0 and RDSLT1. These
bits are decoded to determine which register is addressed during a read operation. Table II shows the decoding of the read address
bits while Figure 5 shows the overall read register hierarchy. The power-up status of these bits is 00 so that the default read will be
from the ADC output data register.
Once the read selection bits are set in the Control Register, all subsequent read operations that follow will be from the selected regis-
ter until the read selection bits are changed in the Control Register.
Table II. Read Register Addressing
RDSLT1
RDSLT0
Comment
0
0
All successive read operations will be from
ADC OUTPUT DATA REGISTER
.
This is the power-up
default setting. There will always be 4 leading zeros when reading from the ADC Output Data Register.
All successive read operations will be from
TEST REGISTER
.
All successive read operations will be from
CALIBRATION REGISTERS.
All successive read operations will be from
STATUS REGISTER
.
0
1
1
1
0
1
01
10
11
00
01
10
11
ADDR1, ADDR0
DECODE
TEST
REGISTER
CONTROL
REGISTER
GAIN(1)
OFFSET(1)
DAC(8)
GAIN(1)
OFFSET(1)
OFFSET(1)
GAIN(1)
CALIBRATION
REGISTERS
CALSLT1, CALSLT0
DECODE
Figure 4. Write Register Hierarchy/Address Decoding
01
TEST
REGISTER
10
11
STATUS
REGISTER
00
01
10
11
RDSLT1, RDSLT0
DECODE
GAIN(1)
OFFSET(1)
DAC(8)
GAIN(1)
OFFSET(1)
OFFSET(1)
GAIN(1)
CALIBRATION
REGISTERS
CALSLT1, CALSLT0
DECODE
00
ADC OUTPUT
DATA REGISTER
Figure 5. Read Register Hierarchy/Address Decoding
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD7862AR-2 | Simultaneous Sampling Dual 250 kSPS 12-Bit ADC |
| AD7862SQ-10 | Simultaneous Sampling Dual 250 kSPS 12-Bit ADC |
| AD7862AR-3 | Simultaneous Sampling Dual 250 kSPS 12-Bit ADC |
| AD7862ARS-10 | Simultaneous Sampling Dual 250 kSPS 12-Bit ADC |
| AD7862ARS-2 | Simultaneous Sampling Dual 250 kSPS 12-Bit ADC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD7858LAN | 制造商:Analog Devices 功能描述: |
| AD7858LAN3 | 制造商:AD 制造商全稱:Analog Devices 功能描述:3 V to 5 V Single Supply, 200 kSPS 8-Channel, 12-Bit Sampling ADC |
| AD7858LANZ | 功能描述:IC ADC 12BIT 8CHAN SRL 24DIP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 位數(shù):12 采樣率（每秒）:300k 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:75mW 電壓電源:單電源 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:24-SOIC 包裝:帶卷 (TR) 輸入數(shù)目和類型:1 個(gè)單端，單極；1 個(gè)單端，雙極 |
| AD7858LAR | 制造商:Analog Devices 功能描述:ADC Single SAR 100ksps 12-bit Serial 24-Pin SOIC W |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。