- 您現在的位置：買賣IC網 > PDF目錄373923 > AD7890AR-2 (ANALOG DEVICES INC) Circular Connector Cable Assembly; Connector Type A:Circular Receptacle; Connector Type B:Stripped End Leads; Cable Length:10ft; Features:500 Mating Cycles, PVC Jacket, IP67 Rating, E63093 Rated Connector; No. of Contacts:6 RoHS Compliant: Yes PDF資料下載
參數資料
| 型號： | AD7890AR-2 |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | ADC |
| 英文描述： | Circular Connector Cable Assembly; Connector Type A:Circular Receptacle; Connector Type B:Stripped End Leads; Cable Length:10ft; Features:500 Mating Cycles, PVC Jacket, IP67 Rating, E63093 Rated Connector; No. of Contacts:6 RoHS Compliant: Yes |
| 中文描述： | 8-CH 12-BIT PROPRIETARY METHOD ADC, SERIAL ACCESS, PDSO24 |
| 封裝： | MS-013AD, SOIC-24 |
| 文件頁數： | 4/20頁 |
| 文件大小： | 302K |
| 代理商： | AD7890AR-2 |
AD7890
–4–
REV. A
TIMNGCHARACTERISTICS
1, 2
Limit at T
MIN
, T
MAX
(A, B, S Versions)
Parameter
Units
Conditions/Comments
f
CLK IN3
100
2.5
0.3
×
t
CLK IN
0 3
×
t
CLK IN
25
25
5.9
100
kHz min
MHz max
ns min
ns min
ns max
ns max
μ
s max
ns min
Master Clock Frequency. For Specified Performance
t
CLK IN LO
t
C4
tr
tf
4
t
CONVERT
t
CST
Self-Clocking Mode
t
1
t
25
t
3
t
4
t
55
t
6
t
76
t
8
Master Clock Input Low T ime
Master Clock Input High T ime
Digital Output Rise T ime. T ypically 10 ns
Digital Output Fall T ime. T ypically 10 ns
Conversion T ime
CONVST
Pulse Width
t
CLK IN HI
+ 50
25
t
CLK IN HI
t
CLK IN LO
20
40
50
0
t
CLK IN
+ 50
0
20
10
20
ns max
ns max
ns nom
ns nom
ns max
ns max
ns max
ns min
ns max
ns min
ns min
ns min
ns min
RFS
Low to SCLK Falling Edge
RFS
Low to Data Valid Delay
SCLK High Pulse Width
SCLK Low Pulse Width
SCLK Rising Edge to Data Valid Delay
SCLK Rising Edge to
RFS
Delay
Bus Relinquish T ime after Rising Edge of SCLK
TFS
Low to SCLK Falling Edge
t
9
t
10
t
11
t
12
Data Valid to
TFS
Falling Edge Setup T ime (A2 Address Bit)
Data Valid to SCLK Falling Edge Setup T ime
Data Valid to SCLK Falling Edge Hold T ime
TFS
to SCLK Falling Edge Hold T ime
External-Clocking Mode
t
13
t
145
t
15
t
16
t
175
t
18
t
196
t
19A6
t
20
t
21
t
22
t
23
20
40
50
50
35
20
50
90
20
10
15
40
ns min
ns max
ns min
ns min
ns max
ns min
ns max
ns max
ns min
ns min
ns min
ns min
RFS
Low to SCLK Falling Edge Setup T ime
RFS
Low to Data Valid Delay
SCLK High Pulse Width
SCLK Low Pulse Width
SCLK Rising Edge to Data Valid Delay
RFS
to SCLK Falling Edge Hold T ime
Bus Relinquish T ime after Rising Edge of
RFS
Bus Relinquish T ime after Rising Edge of SCLK
TFS
Low to SCLK Falling Edge Setup T ime
Data Valid to SCLK Falling Edge Setup T ime
Data Valid to SCLK Falling Edge Hold T ime
TFS
to SCLK Falling Edge Hold T ime
NOT ES
1
Sample tested at –25
°
C to ensure compliance. All input signals are specified with tr = tf = 5 ns (10% to 90% of 5 V) and timed from a voltage level of 1.6 V.
2
See Figures 8 to 11.
3
T he AD7890 is production tested with f
at 2.5 MHz. It is guaranteed by characterization to operate at 100 kHz.
4
Specified using 10% and 90% points on waveform of interest.
5
T hese numbers are measured with the load circuit of Figure I and defined as the time required for the output to cross 0.8 V or 2.4 V.
6
T hese numbers are derived from the measured time taken by the data output to change 0.5 V when loaded with the circuit of Figure 1. T he measured number is then
extrapolated back to remove effects of charging or discharging the 50 pF capacitor. T his means that the times quoted in the timing characteristics are the true bus re-
linquish times of the part and as such are independent of external bus loading capacitances.
50pF
TO OUTPUT
PIN
200μA
1.6mA
+2.1V
Figure 1. Load Circuit for Access Time and Bus Relinquish Time
(V
DD
= +5 V
6
5%, AGND = DGND = 0 V, REF IN= +2.5 V, f
CLK IN
= 2.5 MHz external, MUX OUT
connected to SHA IN)
相關PDF資料 |
PDF描述 |
|---|---|
| AD7890SQ-10 | 20 Characters x 4 Lines, 5x7 Dot Matrix Character and Cursor |
| AD7890SQ-2 | 20 Characters x 4 Lines, 5x7 Dot Matrix Character and Cursor |
| AD7890SQ-4 | 20 Characters x 4 Lines, 5x7 Dot Matrix Character and Cursor |
| AD7890AN-2 | Explosion-Proof Limit Switches Series CX: Standard Housing: Side Rotary, Lever not included |
| AD7890AN-4 | Explosion-Proof Limit Switches Series CX: Standard Housing: Side Rotary, Lever not included |
相關代理商/技術參數 |
參數描述 |
|---|---|
| AD7890AR-2REEL | 制造商:Analog Devices 功能描述:ADC Single SAR 117ksps 12-bit Serial 24-Pin SOIC W T/R 制造商:Analog Devices 功能描述:ADC SGL SAR 117KSPS 12-BIT SERL 24SOIC W - Tape and Reel |
| AD7890AR-4 | 功能描述:IC DAS 12BIT 8CH 24-SOIC RoHS:否 類別:集成電路 (IC) >> 數據采集 - ADCs/DAC - 專用型 系列:- 產品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:50 系列:- 類型:數據采集系統（DAS） 分辨率（位）:16 b 采樣率（每秒）:21.94k 數據接口:MICROWIRE?，QSPI?，串行，SPI? 電壓電源:模擬和數字 電源電壓:1.8 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:40-WFQFN 裸露焊盤 供應商設備封裝:40-TQFN-EP（6x6） 包裝:托盤 |
| AD7890AR-4REEL | 功能描述:IC DAS 12BIT 8CH 24-SOIC RoHS:否 類別:集成電路 (IC) >> 數據采集 - ADCs/DAC - 專用型 系列:- 產品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:50 系列:- 類型:數據采集系統（DAS） 分辨率（位）:16 b 采樣率（每秒）:21.94k 數據接口:MICROWIRE?，QSPI?，串行，SPI? 電壓電源:模擬和數字 電源電壓:1.8 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:40-WFQFN 裸露焊盤 供應商設備封裝:40-TQFN-EP（6x6） 包裝:托盤 |
| AD7890ARZ-10 | 功能描述:IC DAS 12BIT 8CH 24-SOIC RoHS:是 類別:集成電路 (IC) >> 數據采集 - ADCs/DAC - 專用型 系列:- 產品培訓模塊:Data Converter Basics 標準包裝:1 系列:- 類型:電機控制 分辨率（位）:12 b 采樣率（每秒）:1M 數據接口:串行，并聯 電壓電源:單電源 電源電壓:2.7 V ~ 3.6 V，4.5 V ~ 5.5 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:100-TQFP 供應商設備封裝:100-TQFP（14x14） 包裝:剪切帶 (CT) 其它名稱:296-18373-1 |
| AD7890ARZ-10REEL | 功能描述:IC DAS 12BIT 8CH 24-SOIC RoHS:是 類別:集成電路 (IC) >> 數據采集 - ADCs/DAC - 專用型 系列:- 產品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:50 系列:- 類型:數據采集系統（DAS） 分辨率（位）:16 b 采樣率（每秒）:21.94k 數據接口:MICROWIRE?，QSPI?，串行，SPI? 電壓電源:模擬和數字 電源電壓:1.8 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:40-WFQFN 裸露焊盤 供應商設備封裝:40-TQFN-EP（6x6） 包裝:托盤 |
發布緊急采購，3分鐘左右您將得到回復。