- 您現在的位置：買賣IC網 > PDF目錄373924 > AD7891AS-1 (ANALOG DEVICES INC) LC2MOS 8-Channel, 12-Bit High Speed Data Acquisition System PDF資料下載
參數資料
| 型號： | AD7891AS-1 |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | ADC |
| 英文描述： | LC2MOS 8-Channel, 12-Bit High Speed Data Acquisition System |
| 中文描述： | 8-CH 12-BIT PROPRIETARY METHOD ADC, SERIAL/PARALLEL ACCESS, PQFP44 |
| 封裝： | PLASTIC, MO-112-AA-1, MQFP-44 |
| 文件頁數： | 4/20頁 |
| 文件大小： | 173K |
| 代理商： | AD7891AS-1 |
AD7891
TIMING CHARACTERISTICS
1, 2
–4–
REV. A
Parameter
A, B, Y Versions
Units
μ
s max
Test Conditions/Comments
t
CONV
Parallel Interface
t
1
t
2
t
3
t
4
t
5
t
6
t
7
t
8
t
93
t
104
1.6
Conversion Time
0
35
25
5
0
35
55
35
25
5
30
ns min
ns min
ns min
ns min
ns min
ns min
ns min
ns min
ns min
ns min
ns max
CS
to
RD
/
WR
Setup Time
Write Pulsewidth
Data Valid to Write Setup Time
Data Valid to Write Hold Time
CS
to
RD
/
WR
Hold Time
CONVST
Pulsewidth
EOC
Pulsewidth
Read Pulsewidth
Data Access Time after Falling Edge of
RD
Bus Relinquish Time after Rising Edge of
RD
Serial Interface
t
t
11
t
13
t
t
14
t
163
t
t
17
30
20
25
25
5
15
20
0
30
0
30
20
15
10
30
ns min
ns max
ns min
ns min
ns min
ns max
ns min
ns min
ns max
ns min
ns max
ns min
ns min
ns min
ns min
RFS
Low to SCLK Falling Edge Setup Time
RFS
Low to Data Valid Delay
SCLK High Pulsewidth
SCLK Low Pulsewidth
SCLK Rising Edge to Data Valid Hold Time
SCLK Rising Edge to Data Valid Delay
RFS
to SCLK Falling Edge Hold Time
Bus Relinquish Time after Rising Edge of
RFS
t
18A4
Bus Relinquish Time after Rising Edge of SCLK
t
19
t
20
t
21
t
22
TFS
Low to SCLK Falling Edge Setup Time
Data Valid to SCLK Falling Edge Setup Time
Data Valid to SCLK Falling Edge Hold Time
TFS
Low to SCLK Falling Edge Hold Time
NOTES
1
Sample tested during initial release and after any redesign or process change that may affect this parameter. All input signals are measured with tr = tf = 1 ns (10% to
90% of +5 V) and timed from a voltage level of +1.6 V.
2
See Figures 2, 3 and 4.
3
Measured with the load circuit of Figure 1 and defined as the time required for an output to cross 0.8V or 2.4V.
4
These times are derived from the measured time taken by the data outputs to change 0.5V when loaded with the circuit of Figure 1. The measured number is then
extrapolated back to remove the effects of charging or discharging the 50 pF capacitor. This means that the times quoted in the timing characteristics are the true bus
relinquish times of the part and as such are independent of external bus loading capacitances.
Specifications subject to change without notice.
1.6mA
200
m
A
+1.6V
TO
OUTPUT
PIN
50pF
Figure 1. Load Circuit for Access Time and Bus Relinquish Time
相關PDF資料 |
PDF描述 |
|---|---|
| AD7891BP-1 | LC2MOS 8-Channel, 12-Bit High Speed Data Acquisition System |
| AD7891BP-2 | LC2MOS 8-Channel, 12-Bit High Speed Data Acquisition System |
| AD7891BS-1 | LC2MOS 8-Channel, 12-Bit High Speed Data Acquisition System |
| AD7891BS-2 | LC2MOS 8-Channel, 12-Bit High Speed Data Acquisition System |
| AD7891 | 14-Bit 50 kSPS ADC Ser. Out, 1.8V Operation 8-MSOP |
相關代理商/技術參數 |
參數描述 |
|---|---|
| AD7891AS2 | 制造商:AD 功能描述:New |
| AD7891AS-2 | 制造商:Analog Devices 功能描述:ADC Single 500ksps 12-bit Parallel/Serial 44-Pin MQFP 制造商:Analog Devices 功能描述:IC 12-BIT ADC |
| AD7891ASZ-1 | 功能描述:IC DAS 12BIT 8CH HI-SPD 44-MQFP RoHS:是 類別:集成電路 (IC) >> 數據采集 - ADCs/DAC - 專用型 系列:- 產品培訓模塊:Data Converter Basics 標準包裝:1 系列:- 類型:電機控制 分辨率（位）:12 b 采樣率（每秒）:1M 數據接口:串行，并聯 電壓電源:單電源 電源電壓:2.7 V ~ 3.6 V，4.5 V ~ 5.5 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:100-TQFP 供應商設備封裝:100-TQFP（14x14） 包裝:剪切帶 (CT) 其它名稱:296-18373-1 |
| AD7891ASZ-1 | 制造商:Analog Devices 功能描述:IC 12-BIT ADC |
| AD7891ASZ-1REEL | 功能描述:IC DAS 12BIT 8CH 44-MQFP RoHS:是 類別:集成電路 (IC) >> 數據采集 - ADCs/DAC - 專用型 系列:- 產品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:50 系列:- 類型:數據采集系統（DAS） 分辨率（位）:16 b 采樣率（每秒）:21.94k 數據接口:MICROWIRE?，QSPI?，串行，SPI? 電壓電源:模擬和數字 電源電壓:1.8 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:40-WFQFN 裸露焊盤 供應商設備封裝:40-TQFN-EP（6x6） 包裝:托盤 |
發布緊急采購，3分鐘左右您將得到回復。