- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373924 > AD7892BN (ANALOG DEVICES INC) LC 2 MOS Single Supply 12-Bit 600 kSPS ADC(144.58 k) PDF資料下載
參數(shù)資料
| 型號(hào)： | AD7892BN |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | ADC |
| 英文描述： | LC 2 MOS Single Supply 12-Bit 600 kSPS ADC(144.58 k) |
| 中文描述： | 12-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL/PARALLEL ACCESS, PDIP24 |
| 封裝： | 0.300 INCH, PLASTIC, DIP-24 |
| 文件頁數(shù)： | 4/14頁 |
| 文件大小： | 144K |
| 代理商： | AD7892BN |
AD7892
TIMING CHARACTERISTICS
1, 2
–4–
REV. C
A, B
Versions
S
Version
Parameter
Unit
μ
s max
μ
s max
ns min
ns min
Test Conditions/Comments
t
CONV
1.47
1.6
200
400
Conversion Time for AD7892-3
Conversion Time for AD7892-1, AD7892-2
Acquisition Time for AD7892-3
Acquisition Time for AD7892-1, AD7892-2
1.68
t
ACQ
320
Parallel Interface
t
1
t
2
t
3
t
4
t
5
t
63
t
74
35
60
0
0
35
35
5
30
0
200
45
60
0
0
45
40
5
40
0
200
ns min
ns min
ns min
ns min
ns min
ns max
ns min
ns max
ns min
ns min
CONVST
Pulsewidth
EOC
Pulsewidth
EOC
Falling Edge to
CS
Falling Edge Setup Time
CS
to
RD
Setup Time
Read Pulsewidth
Data Access Time After Falling Edge of
RD
Bus Relinquish Time After Rising Edge of
RD
t
8
t
9
Serial Interface
t
10
t
113
t
12
t
13
t
143
t
153
t
16
t
174
CS
to
RD
Hold Time
RD
to
CONVST
Setup Time
30
25
25
25
5
25
20
0
30
0
30
35
30
25
25
5
30
30
0
30
0
30
ns min
ns max
ns min
ns min
ns min
ns max
ns min
ns min
ns max
ns min
ns max
RFS
Low to SCLK Falling Edge Setup Time
RFS
Low to Data Valid Delay
SCLK High Pulsewidth
SCLK Low Pulsewidth
SCLK Rising Edge to Data Valid Hold Time
SCLK Rising Edge to Data Valid Delay
RFS
to SCLK Falling Edge Hold Time
Bus Relinquish Time after Rising Edge of
RFS
t
17A4
Bus Relinquish Time after Rising Edge of SCLK
NOTES
1
Sample tested at +25
°
C to ensure compliance. All input signals are measured with tr = tf = 1 ns (10% to 90% of +5 V) and timed from a voltage level of +1.6 V.
2
See Figures 2 and 3.
3
Measured with the load circuit of Figure 1 and defined as the time required for an output to cross 0.8 V or 2.4 V.
4
These times are derived from the measured time taken by the data outputs to change 0.5 V when loaded with the circuit of Figure 1. The measured number is then
extrapolated back to remove the effects of charging or discharging the 50 pF capacitor. This means that the times quoted in the timing characteristics are the true bus
relinquish times of the part and as such are independent of external bus loading capacitances.
5
Assumes CMOS loads on the data bits. With TTL loads, more current is drawn from the data lines and the
RD
to
CONVST
time needs to be extended to 400 ns min.
Specifications subject to change without notice.
1.6mA
+1.6V
200 A
50pF
TO
OUTPUT
PIN
Figure 1. Load Circuit for Access Time and Bus Relinquish Time
CAUTION
ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily
accumulate on the human body and test equipment and can discharge without detection.
Although the AD7892 features proprietary ESD protection circuitry, permanent damage may
occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD
precautions are recommended to avoid performance degradation or loss of functionality.
(V
DD
= +5 V 5%, AGND = DGND = 0 V, REF IN = +2.5 V)
WARNING!
ESD SENSITIVE DEVICE
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD7892BR | Dual High Efficiency, Low Noise, Synchronous Step-Down Switching Regulators |
| AD7892SQ | Dual High Efficiency, Low Noise, Synchronous Step-Down Switching Regulators |
| AD7892AN-1 | LC2MOS Single Supply, 12-Bit 600 kSPS ADC |
| AD7892AN-2 | LC2MOS Single Supply, 12-Bit 600 kSPS ADC |
| AD7892AN-3 | LC2MOS Single Supply, 12-Bit 600 kSPS ADC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD7892BN-1 | 功能描述:IC ADC 12BIT LP 500KSPS 24-DIP RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 位數(shù):14 采樣率（每秒）:83k 數(shù)據(jù)接口:串行，并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:95mW 電壓電源:雙 ± 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:28-DIP（0.600"，15.24mm） 供應(yīng)商設(shè)備封裝:28-PDIP 包裝:管件 輸入數(shù)目和類型:1 個(gè)單端，雙極 |
| AD7892BN-2 | 制造商:Analog Devices 功能描述:ADC Single SAR 500ksps 12-bit Parallel/Serial 24-Pin PDIP 制造商:Rochester Electronics LLC 功能描述:12-BIT 500 KSPS PARALLEL ADC I.C. - Bulk |
| AD7892BN-3 | 制造商:Analog Devices 功能描述:ADC Single SAR 600ksps 12-bit Parallel/Serial 24-Pin PDIP 制造商:Rochester Electronics LLC 功能描述:12-BIT 600 KSPS ADC I.C. - Bulk |
| AD7892BNZ-1 | 功能描述:IC ADC 12BIT LP 500KSPS 24-DIP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 其它有關(guān)文件:TSA1204 View All Specifications 標(biāo)準(zhǔn)包裝:1 系列:- 位數(shù):12 采樣率（每秒）:20M 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:2 功率耗散（最大）:155mW 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-TQFP 供應(yīng)商設(shè)備封裝:48-TQFP（7x7） 包裝:Digi-Reel® 輸入數(shù)目和類型:4 個(gè)單端，單極；2 個(gè)差分，單極 產(chǎn)品目錄頁面:1156 (CN2011-ZH PDF) 其它名稱:497-5435-6 |
| AD7892BNZ-2 | 功能描述:IC ADC 12BIT LP 500KSPS 24DIP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 位數(shù):14 采樣率（每秒）:83k 數(shù)據(jù)接口:串行，并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:95mW 電壓電源:雙 ± 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:28-DIP（0.600"，15.24mm） 供應(yīng)商設(shè)備封裝:28-PDIP 包裝:管件 輸入數(shù)目和類型:1 個(gè)單端，雙極 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。