欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: AD8062AR-REEL
廠商: ANALOG DEVICES INC
元件分類: 運動控制電子
英文描述: 16-Bit, 8-Channel Serial Output Sampling Analog-to-Digital Converter 20-SSOP/QSOP
中文描述: DUAL OP-AMP, 6000 uV OFFSET-MAX, PDSO8
封裝: MS-012AA, SOIC-8
文件頁數: 13/16頁
文件大小: 314K
代理商: AD8062AR-REEL
AD8061/AD8062/AD8063
–13–
REV. C
For signals approaching the minus supply and inverting gain
and high positive gain configurations, the headroom limit will be
the output stage. The AD806x amplifiers use a common emitter
style output stage. This output stage maximizes the available
output range, limited by the saturation voltage of the output
transistors. The saturation voltage increases with the drive
current the output transistor is required to supply, due to the
output transistors’ collector resistance. The saturation voltage
can be estimated using the equation
V
SAT
= 25
mV
+
I
O
×
8
,
where
I
O
is the output current, and 8
is a typical value for the
output transistors’ collector resistance.
TIME
ns
2.0
0
O
2.2
2.4
2.6
2.8
3.0
3.2
3.4
3.6
4
8
12
16
20
24
28
32
2V TO 3V STEP
2.1V TO 3.1V STEP
2.2V TO 3.2V STEP
2.3V TO 3.3V STEP
2.4V TO 3.4V STEP
Figure 5. Output Rising Edge for 1 V Step at Input Head-
room Limits, G = 1, V
S
= 5 V, 0 V
As the saturation point of the output stage is approached, the
output signal will show increasing amounts of compression and
clipping. As in the input headroom case, the higher frequency
signals require a bit more headroom than the lower frequency
signals. TPCs 11, 12, and 13 illustrate the point, plotting typical
distortion versus output amplitude and bias for gains of 2 and 5.
Overload Behavior and Recovery
Input
The specified input common-mode voltage of the AD806x is
–200 mV below the negative supply to within 1.8 V of the posi-
tive supply. Exceeding the top limit results in lower bandwidth
and increased settling time as seen in Figures 4 and 5. Push-
ing the input voltage of a unity gain follower beyond 1.6 V within
the positive supply leads to the behavior shown in Figure 6—an
increasing amount of output error as well as much increased
settling time. Recovery time from input voltages 1.6 V or closer
to the positive supply is about 35 ns, which is limited by the
settling artifacts caused by transistors in the input stage com-
ing out of saturation.
The AD806x family does not exhibit phase reversal, even for input
voltages beyond the voltage supply rails. Going more than 0.6 V
beyond the power supplies will turn on protection diodes at the
input stage, which will greatly increase the device’s current draw.
TIME
ns
2.1
0
O
2.3
100
VOLTAGE STEP
FROM 2.4V TO 3.4V
2.5
2.7
2.9
3.1
3.3
3.5
3.7
VOLTAGE STEP
FROM 2.4V TO 3.6V
VOLTAGE STEP
FROM 2.4V TO 3.8V,
4V AND 5V
200
300
400
500
600
Figure 6. Pulse Response for G = 1 Follower, Input Step
Overloading the Input Stage
Output
Output overload recovery is typically within 40 ns after the
amplifier’s input is brought to a nonoverloading value. Figure
7 shows output recovery transients for the amplifier recovering
from a saturated output from the top and bottom supplies to a
point at midsupply.
TIME
ns
0.20
I
OUTPUT VOLTAGE
5V TO 2.5V
0.20
0.60
1.0
1.4
1.8
2.2
2.6
3.0
3.4
3.8
4.2
4.6
5.0
0
10
20
30
40
50
60
70
OUTPUT VOLTAGE
0V TO 2.5V
INPUT VOLTAGE
EDGES
R
5V
V
O
2.5V
R
V
IN
Figure 7. Overload Recovery, G = –1, V
S
= 5 V
CAPACITIVE LOAD DRIVE
The AD806x family is optimized for bandwidth and speed, not
for driving capacitive loads. Output capacitance will create a
pole in the amplifier’s feedback path, leading to excessive
peaking and potential oscillation. If dealing with load capaci-
tance is a requirement of the application, the two strategies to
consider are (1) using a small resistor in series with the
amplifier’s output and the load capacitance and (2) reducing
the bandwidth of the amplifier’s feedback loop by increasing the
overall noise gain.
相關PDF資料
PDF描述
AD8062AR-REEL7 Low-Cost, 300 MHz Rail-to-Rail Amplifiers
AD8062ARM 16-Bit, 8-Channel Serial Output Sampling Analog-to-Digital Converter 20-SSOP/QSOP
AD8062ARM-REEL Low-Cost, 300 MHz Rail-to-Rail Amplifiers
AD8062ARM-REEL7 Low-Cost, 300 MHz Rail-to-Rail Amplifiers
AD8063 Low-Cost, 300 MHz Rail-to-Rail Amplifiers
相關代理商/技術參數
參數描述
AD8062AR-REEL7 制造商:Analog Devices 功能描述:OP Amp Dual Volt Fdbk R-R O/P 8V 8-Pin SOIC N T/R 制造商:Rochester Electronics LLC 功能描述:SOIC DUAL, RAIL-TO-RAIL VLTG-FDBK AMP - Tape and Reel
AD8062ARZ 功能描述:IC OPAMP VF R-R DUAL LP 8SOIC RoHS:是 類別:集成電路 (IC) >> Linear - Amplifiers - Instrumentation 系列:- 產品培訓模塊:Differential Circuit Design Techniques for Communication Applications 標準包裝:1 系列:- 放大器類型:RF/IF 差分 電路數:1 輸出類型:差分 轉換速率:9800 V/µs 增益帶寬積:- -3db帶寬:2.9GHz 電流 - 輸入偏壓:3µA 電壓 - 輸入偏移:- 電流 - 電源:40mA 電流 - 輸出 / 通道:- 電壓 - 電源,單路/雙路(±):3 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-VQFN 裸露焊盤,CSP 供應商設備封裝:16-LFCSP-VQ 包裝:剪切帶 (CT) 產品目錄頁面:551 (CN2011-ZH PDF) 其它名稱:ADL5561ACPZ-R7CT
AD8062ARZ-R7 功能描述:IC OPAMP VF R-R DUAL LP 8SOIC RoHS:是 類別:集成電路 (IC) >> Linear - Amplifiers - Instrumentation 系列:- 標準包裝:50 系列:- 放大器類型:通用 電路數:2 輸出類型:滿擺幅 轉換速率:1.8 V/µs 增益帶寬積:6.5MHz -3db帶寬:4.5MHz 電流 - 輸入偏壓:5nA 電壓 - 輸入偏移:100µV 電流 - 電源:65µA 電流 - 輸出 / 通道:35mA 電壓 - 電源,單路/雙路(±):1.8 V ~ 5.25 V,±0.9 V ~ 2.625 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:10-TFSOP,10-MSOP(0.118",3.00mm 寬) 供應商設備封裝:10-MSOP 包裝:管件
AD8062ARZ-RL 功能描述:IC OPAMP VF R-R DUAL LP 8SOIC RoHS:是 類別:集成電路 (IC) >> Linear - Amplifiers - Instrumentation 系列:- 標準包裝:50 系列:- 放大器類型:通用 電路數:2 輸出類型:滿擺幅 轉換速率:1.8 V/µs 增益帶寬積:6.5MHz -3db帶寬:4.5MHz 電流 - 輸入偏壓:5nA 電壓 - 輸入偏移:100µV 電流 - 電源:65µA 電流 - 輸出 / 通道:35mA 電壓 - 電源,單路/雙路(±):1.8 V ~ 5.25 V,±0.9 V ~ 2.625 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:10-TFSOP,10-MSOP(0.118",3.00mm 寬) 供應商設備封裝:10-MSOP 包裝:管件
AD8063AR 制造商:Analog Devices 功能描述:OP Amp Single Volt Fdbk R-R O/P 8V 8-Pin SOIC N 制造商:Rochester Electronics LLC 功能描述:SOIC SNGL,R-TO-R VLTG-FDBK AMP W/DISABLE - Bulk 制造商:Analog Devices 功能描述:AMP 300MHZ RRO/P SMD 8063 SOIC8
主站蜘蛛池模板: 汝阳县| 庆云县| 庄浪县| 临夏市| 南昌市| 弥勒县| 平武县| 临高县| 龙南县| 肥西县| 滨海县| 漾濞| 得荣县| 栾川县| 搜索| 双牌县| 皮山县| 来安县| 会宁县| 开封县| 阳江市| 深泽县| 习水县| 河北区| 文成县| 洪湖市| 中西区| 广宁县| 昭觉县| 新和县| 加查县| 家居| 西青区| 多伦县| 太原市| 临猗县| 隆化县| 大理市| 南丹县| 辽宁省| 瓮安县|