- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373939 > AD8178 (Analog Devices, Inc.) 450 MHz, Triple 16 】 5 Video Crosspoint Switch PDF資料下載
參數(shù)資料
| 型號： | AD8178 |
| 廠商： | Analog Devices, Inc. |
| 英文描述： | 450 MHz, Triple 16 】 5 Video Crosspoint Switch |
| 中文描述： | 450兆赫，三16】5視頻交叉點(diǎn)開關(guān) |
| 文件頁數(shù)： | 26/40頁 |
| 文件大小： | 545K |
| 代理商： | AD8178 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁當(dāng)前第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁
AD8178
THEORY OF OPERATION
The AD8178 is a nonblocking crosspoint with 16 RGB input
channels and 5 RGB output channels. Architecturally, the
AD8178 is a differential-in, differential-out crosspoint suited
for middle-of-Cat-5-run applications. Furthermore, its
differential-in, differential-out gain of +4 and its decoded H and
V sync outputs make it the ideal solution for driving a monitor
directly. The ability to set the output common-mode (CM) and
black level through external pins offers additional flexibility.
Processing of CM voltage levels is achieved by placing the AD8178
in either of its two operation modes. In the first operation mode
(CMENC low), the input CM of each RGB differential pair
(possibly present in the form of either sync-on CM signaling or
noise) is removed through the switch, and the output CM is set
to a global reference voltage via the VOCM_CMENCOFF analog
input. In this mode, the AD8178 behaves as a traditional
differential-in, differential-out switch. If sync-on CM signaling
is present at the differential RGB inputs, then the H and V
outputs represent decoded syncs. In the second operation mode
(CMENC high), input sync-on CM signaling is propagated
through the switch with unity gain. In this mode, the overall
output CM is set to a global reference voltage via the
VOCM_CMENCON analog input. Note that in both operation
modes, the overall input CM is blocked through the switch.
Input Pin VBLK defines the black level of the positive output
phase. The combination of VBLK and VOCM_CMENCOFF
allows the user to position the positive and negative output
phases anywhere in the allowable output voltage range, thus
maximizing output headroom usage.
The switch is organized into five 16:1 RBG multiplexers, with
each being responsible for connecting an RGB input channel to
its respective RGB output channel. Decoding logic selects a single
input (or none) in each multiplexer and connects it to its respective
output. Feedback around each multiplexer realizes a closed-loop
differential-in, differential-out gain of +2 in the core.
Each differential RGB input channel is buffered by a differential
receiver that is capable of accepting input CM voltages extending
all the way to either supply rail. Excess closed-loop receiver
bandwidth reduces the effect of the receiver on the overall device
bandwidth. Feedback around each differential receiver realizes
a gain of +2 yielding an overall differential-in, differential-out
crosspoint gain of +4. A separate loop realizes a closed-loop
common-mode gain of +1.
The output stage is designed for fast slew rate and settling time,
while driving a series-terminated Cat-5 cable. Unlike competing
multiplexer designs, the small signal bandwidth closely approaches
the large signal bandwidth.
Rev. 0 | Page 26 of 40
The outputs of the AD8178 can be disabled to minimize on-chip
power dissipation. When disabled, there is only a common-
mode feedback network of 2.7 kΩ between the differential outputs.
This high impedance allows multiple ICs to be bussed together
without additional buffering. Care must be taken to reduce
output capacitance, which can result in overshoot and frequency-
domain peaking. A series of internal amplifiers drive internal
nodes such that wideband high impedance is presented at the
disabled output, even while the output bus experiences fast signal
swings. When the outputs are disabled and driven externally, the
voltage applied to them should not exceed the valid output swing
range for the AD8178 to keep these internal amplifiers in their
linear range of operation. Applying excessive differential voltages
to the disabled outputs can cause damage to the AD8178 and
should be avoided (see the Absolute Maximum Ratings section
for guidelines).
The connectivity of the AD8178 is controlled by a flexible TTL-
compatible logic interface. Either parallel or serial loading into
a first rank of latches preprograms each output. A global update
signal moves the programming data into the second rank of latches,
simultaneously updating all outputs. In serial mode, a serial-out
pin allows devices to be daisy-chained together for a single-pin
programming of multiple ICs. A power-on reset pin is available
to avoid bus conflicts by disabling all outputs. This power-on
reset clears the second rank of latches but does not clear the first
rank of latches. In serial mode, preprogramming individual inputs
is not possible and the entire shift register needs to be flushed. A
global chip-select pin gates the input clock and the global update
signal to the second rank of buffers.
The AD8178 can operate on a single 5 V supply, powering both
the signal path (with the VPOS/VNEG supply pins) and the control
logic interface (with the VDD/DGND supply pins). Split supply
operation is possible with ±2.5 V supplies that easily interface to
ground-referenced video signals. In this case, a flexible logic
interface allows the control logic supplies (VDD/DGND) to be
run off 5 V/0 V to 3.3 V/0 V while the analog core remains on
split supplies. Additional flexibility in the analog output common-
mode level (VOCM_CMENCOFF) and output black level (VBLK)
facilitates operation with unequally split supplies. If +3 V/2 V
supplies to +2 V/3 V supplies are desired, the output CM can
still be set to 0 V for ground-referenced video signals.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD8178ABPZ1 | 450 MHz, Triple 16 】 5 Video Crosspoint Switch |
| AD8178-EVALZ1 | 450 MHz, Triple 16 】 5 Video Crosspoint Switch |
| AD817 | High Speed, Low Power Wide Supply Range Amplifier(高速,低功耗,寬電源范圍放大器) |
| AD8180-EB | 750 MHz, 3.8 mA 10 ns Switching Multiplexers |
| AD8180AN | 750 MHz, 3.8 mA 10 ns Switching Multiplexers |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD8178ABPZ | 功能描述:IC VIDEO CROSSPOINT SWIT 676BGA RoHS:是 類別:集成電路 (IC) >> 接口 - 模擬開關(guān)，多路復(fù)用器，多路分解器 系列:- 其它有關(guān)文件:STG4159 View All Specifications 標(biāo)準(zhǔn)包裝:5,000 系列:- 功能:開關(guān) 電路:1 x SPDT 導(dǎo)通狀態(tài)電阻:300 毫歐 電壓電源:雙電源 電壓 - 電源，單路/雙路(±):±1.65 V ~ 4.8 V 電流 - 電源:50nA 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:7-WFBGA，F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:7-覆晶 包裝:帶卷 (TR) |
| AD8178ABPZ1 | 制造商:AD 制造商全稱:Analog Devices 功能描述:450 MHz, Triple 16 】 5 Video Crosspoint Switch |
| AD8178-EVALZ1 | 制造商:AD 制造商全稱:Analog Devices 功能描述:450 MHz, Triple 16 】 5 Video Crosspoint Switch |
| AD817AN | 功能描述:IC OPAMP HS LP 8-DIP RoHS:否 類別:集成電路 (IC) >> 線性 - 放大器 - 視頻放大器和頻緩沖器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:50 系列:- 應(yīng)用:TFT-LCD 面板：VCOM 驅(qū)動(dòng)器 輸出類型:滿擺幅 電路數(shù):1 -3db帶寬:35MHz 轉(zhuǎn)換速率:40 V/µs 電流 - 電源:3.7mA 電流 - 輸出 / 通道:1.3A 電壓 - 電源，單路/雙路(±):9 V ~ 20 V，±4.5 V ~ 10 V 安裝類型:表面貼裝 封裝/外殼:8-TSSOP，8-MSOP（0.118"，3.00mm 寬）裸露焊盤 供應(yīng)商設(shè)備封裝:8-uMax-EP 包裝:管件 |
| AD817AN | 制造商:Analog Devices 功能描述:SEMICONDUCTORSLINEAR |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。