- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373942 > AD8300 (Analog Devices, Inc.) +3 Volt, Serial Input Complete 12-Bit DAC(串行輸入完備的12位D/A轉(zhuǎn)換器) PDF資料下載
參數(shù)資料
| 型號： | AD8300 |
| 廠商： | Analog Devices, Inc. |
| 英文描述： | +3 Volt, Serial Input Complete 12-Bit DAC(串行輸入完備的12位D/A轉(zhuǎn)換器) |
| 中文描述： | 3伏，串行輸入完整的12位DAC（串行輸入完備的12位的D / A轉(zhuǎn)換器） |
| 文件頁數(shù)： | 7/8頁 |
| 文件大小： | 328K |
| 代理商： | AD8300 |
–7–
REV. 0
AD8300
Table I. Control Logic Truth Table
CS
CLK
CLR
LD
Serial Shift Register Function
DAC Register Function
H
L
L
L
↑
H
H
H
H
X
L
H
↑
L
X
X
X
X
H
H
H
H
H
H
H
L
↑
H
H
H
H
H
↓
L
X
H
No Effect
No Effect
No Effect
Shift-Register-Data Advanced One Bit
No Effect
No Effect
No Effect
No Effect
No Effect
Latched
Latched
Latched
Latched
Latched
Updated with Current Shift Register Contents
Transparent
Loaded with All Zeros
Latched All Zeros
NOTES
1
↑
= Positive Logic Transition;
↓
= Negative Logic Transition; X = Don’t Care.
2
Do not clock in serial data while
LD
is LOW.
OPERATION
The AD8300 is a complete ready to use 12-bit digital-to-analog
converter. Only one +3 V power supply is necessary for opera-
tion. It contains a 12-bit laser-trimmed digital- to-analog con-
verter, a curvature-corrected bandgap reference, rail-to-rail
output op amp, serial-input register, and DAC register. The
serial data interface consists of a serial-data-input (SDI) clock
(CLK), and load strobe pins (
LD
) with an active low
CS
strobe.
In addition an asynchronous
CLR
pin will set all DAC register
bits to zero causing the V
OUT
to become zero volts. This func-
tion is useful for power on reset or system failure recovery to a
known state.
D/A CONVERTER SECTION
The internal DAC is a 12-bit device with an output that swings
from GND potential to 0.4 volt generated from the internal band-
gap voltage, see Figure 20. It uses a laser- trimmed segmented
R-2R ladder which is switched by N-channel MOSFETs. The
output voltage of the DAC has a constant resistance indepen-
dent of digital input code. The DAC output is internally con-
nected to the rail-to-rail output op amp.
AMPLIFIER SECTION
The internal DAC’s output is buffered by a low power con-
sumption precision amplifier. This low power amplifier contains
a differential PNP pair input stage that provides low offset volt-
age and low noise, as well as the ability to amplify the zero-scale
DAC output voltages. The rail-to-rail amplifier is configured
with a gain of approximately five in order to set the 2.0475 volt
full-scale output (0.5 mV/LSB). See Figure 20 for an equivalent
circuit schematic of the analog section.
12-BIT DAC
R1
R2
V
2.047V
FS
BAREF
1.2V
0.4V
0.4V
FS
Figure 20. Equivalent AD8300 Schematic of Analog Portion
The op amp has a 2
μ
s typical settling time to 0.4% of full scale.
There are slight differences in settling time for negative slewing
signals versus positive. Also negative transition settling time to
within the last 6 LSB of zero volts has an extended settling time.
See the oscilloscope photos in the typical performances section
of this data sheet.
OUTPUT SECTION
The rail-to-rail output stage of this amplifier has been designed
to provide precision performance while operating near either
power supply. Figure 21 shows an equivalent output schematic
of the rail-to-rail amplifier with its N-channel pull-down FETs
that will pull an output load directly to GND. The output
sourcing current is provided by a P-channel pull-up device that
can source current to GND terminated loads.
P-CH
N-CH
V
DD
V
OUT
AGND
Figure 21. Equivalent Analog Output Circuit
The rail-to-rail output stage achieves the minimum operating
supply voltage capability shown in Figure 2. The N-channel
output pull-down MOSFET shown in Figure 21 has a 35
on
resistance which sets the sink current capability near ground. In
addition to resistive load driving capability, the amplifier has
also been carefully designed and characterized for up to 500pF
capacitive load driving capability.
REFERENCE SECTION
The internal curvature-corrected bandgap voltage reference is
laser trimmed for both initial accuracy and low temperature
coefficient. Figure 19 provides a histogram of total output per-
formance of full-scale vs. temperature which is dominated by
the reference performance.
POWER SUPPLY
The very low power consumption of the AD8300 is a direct
result of a circuit design optimizing use of a CBCMOS process.
By using the low power characteristics of the CMOS for the
logic, and the low noise, tight matching of the complementary
bipolar transistors, good analog accuracy is achieved.
For power-consumption sensitive applications it is important to
note that the internal power consumption of the AD8300 is
strongly dependent on the actual logic input voltage levels
present on the SDI, CLK,
CS
,
LD
, and
CLR
pins. Since these
inputs are standard CMOS logic structures, they contribute
static power dissipation dependent on the actual driving logic
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD8302ARU-REEL | LF.2.7 GHz RF/IF Gain and Phase Detector |
| AD8302 | LF.2.7 GHz RF/IF Gain and Phase Detector |
| AD8302-EVAL | LF.2.7 GHz RF/IF Gain and Phase Detector |
| AD8302ARU | LF.2.7 GHz RF/IF Gain and Phase Detector |
| AD8302ARU-REEL7 | LF.2.7 GHz RF/IF Gain and Phase Detector |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD8300AN | 功能描述:IC DAC 12-BIT SERIAL 8-DIP RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 標準包裝:2,400 系列:- 設(shè)置時間:- 位數(shù):18 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:3 電壓電源:模擬和數(shù)字 功率耗散（最大）:- 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:36-TFBGA 供應(yīng)商設(shè)備封裝:36-TFBGA 包裝:帶卷 (TR) 輸出數(shù)目和類型:* 采樣率（每秒）:* |
| AD8300ANZ | 功能描述:IC DAC 12BIT SERIAL 8DIP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 標準包裝:1 系列:- 設(shè)置時間:4.5µs 位數(shù):12 數(shù)據(jù)接口:串行，SPI? 轉(zhuǎn)換器數(shù)目:1 電壓電源:單電源 功率耗散（最大）:- 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:8-SOIC（0.154"，3.90mm 寬） 供應(yīng)商設(shè)備封裝:8-SOICN 包裝:剪切帶 (CT) 輸出數(shù)目和類型:1 電壓，單極；1 電壓，雙極 采樣率（每秒）:* 其它名稱:MCP4921T-E/SNCTMCP4921T-E/SNRCTMCP4921T-E/SNRCT-ND |
| AD8300AR | 功能描述:IC DAC 12BIT 3V SRL-IN 8-SOIC RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 標準包裝:47 系列:- 設(shè)置時間:2µs 位數(shù):14 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 電壓電源:單電源 功率耗散（最大）:55µW 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:28-SSOP（0.209"，5.30mm 寬） 供應(yīng)商設(shè)備封裝:28-SSOP 包裝:管件 輸出數(shù)目和類型:1 電流，單極；1 電流，雙極 采樣率（每秒）:* |
| AD8300AR-REEL | 制造商:Analog Devices 功能描述:DAC 1-CH R-2R 12-bit 8-Pin SOIC N T/R |
| AD8300ARZ | 功能描述:IC DAC 12BIT 3V SRL-IN 8-SOIC RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:50 系列:- 設(shè)置時間:4µs 位數(shù):12 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:2 電壓電源:單電源 功率耗散（最大）:- 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:8-TSSOP，8-MSOP（0.118"，3.00mm 寬） 供應(yīng)商設(shè)備封裝:8-uMAX 包裝:管件 輸出數(shù)目和類型:2 電壓，單極 采樣率（每秒）:* 產(chǎn)品目錄頁面:1398 (CN2011-ZH PDF) |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。