- 您現在的位置：買賣IC網 > PDF目錄373946 > AD841SQ (ANALOG DEVICES INC) Wideband, Unity-Gain Stable, Fast Settling Op Amp PDF資料下載
參數資料
| 型號： | AD841SQ |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | 運動控制電子 |
| 英文描述： | Wideband, Unity-Gain Stable, Fast Settling Op Amp |
| 中文描述： | OP-AMP, 5500 uV OFFSET-MAX, 40 MHz BAND WIDTH, CDIP14 |
| 封裝： | HERMETIC SEALED, CERDIP-14 |
| 文件頁數： | 6/8頁 |
| 文件大小： | 354K |
| 代理商： | AD841SQ |
AD841
REV. B
–6–
INPUT CONSIDERATIONS
An input resistor (R
IN
in Figure 20) is recommended in circuits
where the input to the AD841 will be subjected to transient or
continuous overload voltages exceeding the
±
6 V maximum dif-
ferential limit. This resistor provides protection for the input
transistors by limiting the maximum current that can be forced
into the input.
For high performance circuits it is recommended that a resistor
(R
B
in Figures 19 and 20) be used to reduce bias current errors
by matching the impedance at each input. The output voltage
error caused by the offset current is more than an order of mag-
nitude less than the error present if the bias current error is not
removed.
AD841 SETTLING TIME
Figures 22 and 24 show the settling performance of the AD841
in the test circuit shown in Figure 23.
Settling time is defined as:
The interval of time from the application of an ideal step
function input until the closed-loop amplifier output has
entered and remains within a specified error band.
This definition encompasses the major components which com-
prise settling time. They include (1) propagation delay through
the amplifier; (2) slewing time to approach the final output
value; (3) the time of recovery from the overload associated with
slewing and (4) linear settling to within the specified error band.
Figure 19a. Inverting Amplifier
Configuration (DIP Pinout)
Figure 20a. Unity-Gain Buffer Amplifier
Configuration (DIP Pinout)
Figure 19b. Inverter Large Signal
Pulse Response
Figure 20b. Buffer Large Signal
Pulse Response
Figure 19c. Inverter Small Signal
Pulse Response
Figure 20c. Buffer Small Signal
Pulse Response
OFFSET NULLING
The input offset voltage of the AD841 is very low for a high
speed op amp, but if additional nulling is required, the circuit
shown in Figure 21 can be used.
Figure 21. Offset Nulling (DIP Pinout)
相關PDF資料 |
PDF描述 |
|---|---|
| AD841JQ | Wideband, Unity-Gain Stable, Fast Settling Op Amp |
| AD841KQ | Wideband, Unity-Gain Stable, Fast Settling Op Amp |
| AD847A | High Speed, Low Power Monolithic Op Amp |
| AD847J | High Speed, Low Power Monolithic Op Amp |
| AD847S | High Speed, Low Power Monolithic Op Amp |
相關代理商/技術參數 |
參數描述 |
|---|---|
| AD841SQ/883B | 功能描述:高速運算放大器 FAST SETTLING H.S. OP AMP RoHS:否 制造商:Texas Instruments 通道數量:1 電壓增益 dB:116 dB 輸入補償電壓:0.5 mV 轉換速度:55 V/us 工作電源電壓:36 V 電源電流:7.5 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:SOIC-8 封裝:Tube 產品: |
| AD842 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Wideband, High Output Current, Fast Settling Op Amp |
| AD8420 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Low Noise, Low Gain Drift, G = 2000 |
| AD8420_12 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Wide Supply Range, Micropower, |
發布緊急采購，3分鐘左右您將得到回復。