- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄373949 > AD8555ACP-R2 (ANALOG DEVICES INC) Zero-Drift, Digitally Programmable Sensor Signal Amplifier PDF資料下載
參數(shù)資料
| 型號(hào)： | AD8555ACP-R2 |
| 廠商： | ANALOG DEVICES INC |
| 元件分類(lèi)： | 模擬信號(hào)調(diào)理 |
| 英文描述： | Zero-Drift, Digitally Programmable Sensor Signal Amplifier |
| 中文描述： | SPECIALTY ANALOG CIRCUIT, QCC16 |
| 封裝： | 4 X 4 MM, MO-220-VGGC, LFCSP-16 |
| 文件頁(yè)數(shù)： | 19/28頁(yè) |
| 文件大小： | 503K |
| 代理商： | AD8555ACP-R2 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)當(dāng)前第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)
AD8555
OPEN WIRE FAULT DETECTION
The inputs to A1 and A2, VNEG and VPOS, each have a com-
parator to detect whether VNEG or VPOS exceeds a threshold
voltage, nominally VDD 1.1 V. If (VNEG > VDD 1.1 V) or
(VPOS > VDD 1.1 V), VOUT is clamped to VSS. The output
current limit circuit is disabled in this mode, but the maximum
sink current is approximately 50 mA when VDD = 5 V. The
inputs to A1 and A2, VNEG and VPOS, are also pulled up to
VDD by currents IP1 and IP2. These are both nominally 18 nA
and matched to within 5 nA. If the inputs to A1 or A2 are acci-
dentally left floating, e.g., an open wire fault, IP1 and IP2 pull
them to VDD, which would cause VOUT to swing to VSS, al-
lowing this fault to be detected. It is not possible to disable IP1
and IP2, nor the clamping of VOUT to VSS, when VNEG or
VPOS approaches VDD.
Rev. 0 | Page 19 of 28
SHORTED WIRE FAULT DETECTION
The AD8555 provides fault detection, in the case where VPOS,
VNEG, or VCLAMP shorts to VDD and VSS. Figure 50 shows
the voltage regions at VPOS, VNEG, and VCLAMP that trigger
an error condition. When an error condition occurs, the VOUT
pin is shorted to VSS. Table 8 lists the voltage levels shown in
Figure 50.
VPOS
VNEG
VSS
VINL
VINH
VDD
VSS
VCLL
VDD
VCLAMP
VSS
VINL
VINH
VDD
ERROR
ERROR
NORMAL
ERROR
NORMAL
ERROR
ERROR
NORMAL
0
Figure 50. Voltage Regions at VPOS, VNEG, and VCLAMP
That Trigger a Fault Condition
Table 8. Typical VINL, VINH, and VCLL Values (VDD = 5 V)
Voltage Typical Min
Typical Max
VINH
3.9 V
4.2 V
Purpose
Short to VDD
Fault Detection
Short to VSS
Fault Detection
Short to VSS
Fault Detection
VINL
0.195 V
0.55 V
VCLL
1 V
1.2 V
FLOATING VPOS, VNEG, OR VCLAMP FAULT
DETECTION
A floating fault condition at the VPOS, VNEG, or VCLAMP
pins is detected by using a low current to pull a floating input
into an error voltage range, which is defined in the previous
section. In this way, the VOUT pin is shorted to VSS when a
floating input is detected. Table 9 lists the currents used.
Table 9. Floating Fault Detection at VPOS, VNEG, and
VCLAMP
Pin
Typical Current
VPOS
16 nA pull-up
VNEG
16 nA pull-up
VCLAMP
0.2 μA pull-down
DEVICE PROGRAMMING
Digital Interface
The digital interface allows the first stage gain, second stage
gain, and output offset to be adjusted and allows desired values
for these parameters to be permanently stored by selectively
blowing polysilicon fuses. To minimize pin count and board
space, a single-wire digital interface is used. The digital input
pin, DIGIN, has hysteresis to minimize the possibility of inad-
vertent triggering with slow signals. It also has a pull-down
current sink to allow it to be left floating when programming is
not being performed. The pull-down ensures inactive status of
the digital input by forcing a dc low voltage on DIGIN.
Goal of Current
Pull VPOS above VINH
Pull VNEG above VINH
Pull VCLAMP below VCLL
A short pulse at DIGIN from low to high and back to low again,
e.g., between 50 ns and 10 μs long, loads a 0 into a shift register.
A long pulse at DIGIN, e.g., 50 μs or longer, loads a 1 into the
shift register. The time between pulses should be at least 10 μs.
Assuming VSS = 0 V, voltages at DIGIN between VSS and 0.2 ×
VDD are recognized as a low, and voltages at DIGIN between
0.8 × VDD and VDD are recognized as a high. A timing dia-
gram example showing the waveform for entering code 010011
into the shift register is shown in Figure 51.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD8555ACP-REEL | Zero-Drift, Digitally Programmable Sensor Signal Amplifier |
| AD8561AR | Ultrafast 7 ns Single Supply Comparator |
| AD8561ARU | Ultrafast 7 ns Single Supply Comparator |
| AD8561AN | Ultrafast 7 ns Single Supply Comparator |
| AD8564 | Quad 7 ns Single Supply Comparator |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD8555ACP-REEL | 制造商:Analog Devices 功能描述:SP Amp Current Sense Amp Single R-R I/O 5.5V 16-Pin LFCSP EP T/R |
| AD8555ACP-REEL7 | 制造商:Analog Devices 功能描述:SP Amp Current Sense Amp Single R-R I/O 5.5V 16-Pin LFCSP EP T/R 制造商:Rochester Electronics LLC 功能描述:AUTO ZERO AMP W/PROGRAMMABLE GAIN/OFFSET - Tape and Reel |
| AD8555ACPZ-R2 | 功能描述:IC AMP CHOPPER 2MHZ 10MA 16LFCSP RoHS:是 類(lèi)別:集成電路 (IC) >> Linear - Amplifiers - Instrumentation 系列:DigiTrim® 標(biāo)準(zhǔn)包裝:2,500 系列:Excalibur™ 放大器類(lèi)型:J-FET 電路數(shù):1 輸出類(lèi)型:- 轉(zhuǎn)換速率:45 V/µs 增益帶寬積:10MHz -3db帶寬:- 電流 - 輸入偏壓:20pA 電壓 - 輸入偏移:490µV 電流 - 電源:1.7mA 電流 - 輸出 / 通道:48mA 電壓 - 電源，單路/雙路(±):4.5 V ~ 38 V，±2.25 V ~ 19 V 工作溫度:-40°C ~ 85°C 安裝類(lèi)型:表面貼裝 封裝/外殼:8-SOIC（0.154"，3.90mm 寬） 供應(yīng)商設(shè)備封裝:8-SOIC 包裝:帶卷 (TR) |
| AD8555ACPZ-R21 | 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:Zero-Drift, Digitally Programmable Sensor Signal Amplifier |
| AD8555ACPZ-REEL | 功能描述:IC AMP CHOPPER 2MHZ 10MA 16LFCSP RoHS:是 類(lèi)別:集成電路 (IC) >> Linear - Amplifiers - Instrumentation 系列:DigiTrim® 標(biāo)準(zhǔn)包裝:50 系列:- 放大器類(lèi)型:J-FET 電路數(shù):2 輸出類(lèi)型:- 轉(zhuǎn)換速率:3.5 V/µs 增益帶寬積:1MHz -3db帶寬:- 電流 - 輸入偏壓:30pA 電壓 - 輸入偏移:2000µV 電流 - 電源:200µA 電流 - 輸出 / 通道:- 電壓 - 電源，單路/雙路(±):7 V ~ 36 V，±3.5 V ~ 18 V 工作溫度:0°C ~ 70°C 安裝類(lèi)型:通孔 封裝/外殼:8-DIP（0.300"，7.62mm） 供應(yīng)商設(shè)備封裝:8-PDIP 包裝:管件 |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。