- 您現在的位置：買賣IC網 > PDF目錄373959 > AD9101 (Analog Devices, Inc.) 125 MSPS Monolithic Sampling Amplifier(125MSPS單片采樣放大器) PDF資料下載
參數資料
| 型號： | AD9101 |
| 廠商： | Analog Devices, Inc. |
| 英文描述： | 125 MSPS Monolithic Sampling Amplifier(125MSPS單片采樣放大器) |
| 中文描述： | 125 MSPS的采樣單片放大器（125MSPS單片采樣放大器） |
| 文件頁數： | 4/12頁 |
| 文件大小： | 213K |
| 代理商： | AD9101 |
AD9101
–4–
REV. 0
Acquisition T ime
is the amount of time it takes the AD9101
to reacquire the analog input when switching from hold to track
mode. T he interval starts at the 50% clock transition point and
ends when the input signal is reacquired to within a specified
error band at the hold capacitor.
Aperture Delay
establishes when the input signal is actually
sampled. It is the time difference between the analog propaga-
tion delay of the front-end buffer and the control switch delay
time (the time from the hold command transition to when the
switch is opened). For the AD9101, this is a negative value,
meaning that the analog delay is longer than the switch delay.
Aperture Jitter
is the random variation in the aperture delay.
T his is measured in ps-rms and is manifested as phase noise on
the held signal.
Droop Rate
is the change in output voltage as a function of
time (dV/dt). It is measured at the AD9101 output with the de-
vice in hold mode and the input held at a specified dc value; the
measurement starts immediately after the T /H switches from
track to hold.
Feedthrough Rejection
is the ratio of the output signal to the
input signal when in hold mode. T his is a measure of how well
the switch isolates the input signal from feeding through to the
output.
Hold-to-T rack Switch Delay
is the time delay from the track
command to the point when the output starts to change to ac-
quire a new signal level.
Pedestal Offset
is the offset voltage measured immediately af-
ter the AD9101 is switched from track to hold with the input
held at zero volts. It manifests itself as a dc offset during the
hold time.
Sampling Bandwidth
is the –3 dB frequency response from
the input to the hold capacitor under sampling conditions. It is
greater than the tracking bandwidth because it does not include
the bandwidth of the output amplifier which is optimized for
settling time rather than bandwidth.
T rack-to-Hold Settling T ime
is the time necessary for the
track to hold switching transient to settle to within 4 mV of its
final value.
T rack-to-Hold Switching T ransient
is the maximum peak
switch induced transient voltage which appears at the AD9101
output when it is switched from track to hold.
CLOCK
INPUTS
+2V
0V
-2V
ANALOG
INPUT (x 4)
+2V
0V
-2V
"1"
"0"
HOLD TO TRACK
SWITCH DELAY
TIME (1.5 ns)
APERTURE
DELAY
(–0.25 ns)
"TRACK"
ACQUISITION
TIME (SEE
TEXT)
VOLTAGE
LEVEL HELD
"HOLD"
SAMPLER OUTPUT SIGNAL (x 4)
AND AMPLIFIER OUTPUT SIGNAL
OBSERVED AT
HOLD CAPACITOR
OBSERVED AT
AMPLIFIER OUTPUT
"HOLD"
CLOCK
CLOCK
CLOCK
TRACK TO
HOLD
SETTLING
(4 ns)
Timing Diagram (500 ps/div)
相關PDF資料 |
PDF描述 |
|---|---|
| AD9200KST | Complete 10-Bit, 20 MSPS, 80 mW CMOS A/D Converter |
| AD9200LQFP-EVAL | Complete 10-Bit, 20 MSPS, 80 mW CMOS A/D Converter |
| AD9200JRSRL | Complete 10-Bit, 20 MSPS, 80 mW CMOS A/D Converter |
| AD9200ARSRL | Complete 10-Bit, 20 MSPS, 80 mW CMOS A/D Converter |
| AD9200 | Complete 10-Bit, 20 MSPS, 80 mW CMOS A/D Converter |
相關代理商/技術參數 |
參數描述 |
|---|---|
| AD9101AE | 制造商:AD 制造商全稱:Analog Devices 功能描述:125 MSPS Monolithic Sampling Amplifier |
| AD9101AR | 制造商:Analog Devices 功能描述: |
| AD9101AR-REEL | 制造商:Analog Devices 功能描述:SAMPLE AND HOLD 1CH 0.016US 20SOIC W - Tape and Reel |
| AD9101ARZ | 制造商:Analog Devices 功能描述:- Bulk |
| AD9101SE | 制造商:AD 制造商全稱:Analog Devices 功能描述:125 MSPS Monolithic Sampling Amplifier |
發布緊急采購，3分鐘左右您將得到回復。