- 您現在的位置：買賣IC網 > PDF目錄373959 > AD9200JRS (ANALOG DEVICES INC) Complete 10-Bit, 20 MSPS, 80 mW CMOS A/D Converter PDF資料下載
參數資料
| 型號： | AD9200JRS |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | ADC |
| 英文描述： | Complete 10-Bit, 20 MSPS, 80 mW CMOS A/D Converter |
| 中文描述： | 1-CH 10-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PDSO28 |
| 封裝： | SSOP-28 |
| 文件頁數： | 12/24頁 |
| 文件大小： | 338K |
| 代理商： | AD9200JRS |
AD9200
–12–
REV. E
EXTERNAL REFERENCE OPERATION
Using an external reference may provide more flexibility and
improve drift and accuracy. Figures 21 through 23 show ex-
amples of how to use an external reference with the AD9200.
To use an external reference, the user must disable the internal
reference amplifier by connecting the REFSENSE pin to VDD.
The user then has the option of driving the VREF pin, or driv-
ing the REFTS and REFBS pins.
The AD9200 contains an internal reference buffer (A2), that
simplifies the drive requirements of an external reference. The
external reference must simply be able to drive a 10 k
load.
Figure 21 shows an example of the user driving the top and bottom
references. REFTS is connected to a low impedance 2 V source
and REFBS is connected to a low impedance 1 V source. REFTS
and REFBS may be driven to any voltage within the supply as
long as the difference between them is between 1 V and 2 V.
2V
1V
AVDD
2V
1V
MODE
A2
10k
V
10k
V
10k
V
A/D
CORE
4.2k
V
TOTAL
REFTS
REFBS
10
m
F
0.1
m
F
REFTF
REFBF
0.1
m
F
AIN
0.1
m
F
AD9200
10k
V
REF
SENSE
SHA
Figure 21. External Reference Mode—1 V p-p Input Span
Figure 22 shows an example of an external reference generating
2.5 V at the shorted REFTS and REFBS inputs. In this in-
stance, a REF43 2.5 V reference drives REFTS and REFBS. A
resistive divider generates a 1 V VREF signal that is buffered by
A3. A3 must be able to drive a 10 k
, capacitive load. Choose
this op amp based on noise and accuracy requirements.
3.0V
2.5V
2.0V
AVDD
AIN
REFTS
REFTF
REFBF
REFBS
VREF
REFSENSE
MODE
AD9200
0.1
m
F
A3
1.5k
V
1k
V
10
m
F
0.1
m
F
REF43
+5V
0.1
m
F
0.1
m
F
10
m
F
AVDD
1.0
m
F
0.1
m
F
AVDD
0.1
m
F
0.1
m
F
AVDD/2
Figure 22. External Reference Mode—1 V p-p Input
Span 2.5 V
CM
Figure 23a shows an example of the external references driving
the REFTF and REFBF pins that is compatible with the
AD876. REFTS is shorted to REFTF and driven by an external
4 V low impedance source. REFBS is shorted to REFBF and
driven by a 2 V source. The MODE pin is connected to GND
in this configuration.
4V
2V
0.1 F
0.1 F
AVDD
10 F
0.1 F
4V
2V
VIN
REFTS
REFTF
REFBF
REFBS
VREF
REFSENSE
MODE
AD9200
Figure 23a. External Reference—2 V p-p Input Span
6
5
8
7
+5V
C3
0.1 F
C4
0.1 F
REFTS
REFTF
C2
10 F
C6
0.1 F
2
3
6
C5
0.1 F
REFBS
REFBF
4
C1
0.1 F
AD9200
REFT
REFB
Figure 23b. Kelvin Connected Reference Using the AD9200
STANDBY OPERATION
The ADC may be placed into a powered down (sleep) mode by
driving the STBY (standby) pin to logic high potential and
holding the clock at logic low. In this mode the typical power
drain is approximately 4 mW. If there is no connection to the
STBY pin, an internal pull-down circuit will keep the ADC in a
“wake-up” mode of operation.
The ADC will “wake up” in 400 ns (typ) after the standby pulse
goes low.
CLAMP OPERATION
The AD9200ARS and AD9200KST parts feature an optional
clamp circuit for dc restoration of video or ac coupled signals.
Figure 24 shows the internal clamp circuitry and the external
control signals needed for clamp operation. To enable the
clamp, apply a logic high to the CLAMP pin. This will close
the switch SW1. The clamp amplifier will then servo the volt-
age at the AIN pin to be equal to the clamp voltage applied at
the CLAMPIN pin. After the desired clamp level is attained,
SW1 is opened by taking CLAMP back to a logic low. Ignoring
the droop caused by the input bias current, the input capacitor
CIN will hold the dc voltage at AIN constant until the next
clamp interval. The input resistor RIN has a minimum recom-
mended value of 10
, to maintain the closed-loop stability of
the clamp amplifier.
The allowable voltage range that can be applied to CLAMPIN
depends on the operational limits of the internal clamp ampli-
fier. When operating off of 3 volt supplies, the recommended
clamp range is between 0.5 volts and 2.0 volts.
相關PDF資料 |
PDF描述 |
|---|---|
| AD9200KSTRL | Complete 10-Bit, 20 MSPS, 80 mW CMOS A/D Converter |
| AD9200SSOP-EVAL | Complete 10-Bit, 20 MSPS, 80 mW CMOS A/D Converter |
| AD9200JST | Complete 10-Bit, 20 MSPS, 80 mW CMOS A/D Converter |
| AD9200JSTRL | Complete 10-Bit, 20 MSPS, 80 mW CMOS A/D Converter |
| AD9201 | Dual Channel, 20 MHz 10-Bit Resolution CMOS ADC |
相關代理商/技術參數 |
參數描述 |
|---|---|
| AD9200JRSRL | 制造商:Analog Devices 功能描述:ADC Single Pipelined 20Msps 10-bit Parallel 28-Pin SSOP T/R |
| AD9200JRSZ | 功能描述:IC ADC 10BIT CMOS 20MSPS 28-SSOP RoHS:是 類別:集成電路 (IC) >> 數據采集 - 模數轉換器 系列:- 其它有關文件:TSA1204 View All Specifications 標準包裝:1 系列:- 位數:12 采樣率（每秒）:20M 數據接口:并聯 轉換器數目:2 功率耗散（最大）:155mW 電壓電源:模擬和數字 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-TQFP 供應商設備封裝:48-TQFP（7x7） 包裝:Digi-Reel® 輸入數目和類型:4 個單端，單極；2 個差分，單極 產品目錄頁面:1156 (CN2011-ZH PDF) 其它名稱:497-5435-6 |
| AD9200JRSZRL | 功能描述:IC ADC 10BIT CMOS 20MSPS 28-SSOP RoHS:是 類別:集成電路 (IC) >> 數據采集 - 模數轉換器 系列:- 標準包裝:2,500 系列:- 位數:16 采樣率（每秒）:15 數據接口:MICROWIRE?，串行，SPI? 轉換器數目:1 功率耗散（最大）:480µW 電壓電源:單電源 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:38-WFQFN 裸露焊盤 供應商設備封裝:38-QFN（5x7） 包裝:帶卷 (TR) 輸入數目和類型:16 個單端，雙極；8 個差分，雙極 配用:DC1011A-C-ND - BOARD DELTA SIGMA ADC LTC2494 |
| AD9200JST | 制造商:Rochester Electronics LLC 功能描述:10-BIT 20 MSPS, 80 MW CMOS A/D CONVERTER - Tape and Reel 制造商:Analog Devices 功能描述: |
| AD9200JSTRL | 制造商:Rochester Electronics LLC 功能描述:- Tape and Reel 制造商:Analog Devices 功能描述: |
發布緊急采購，3分鐘左右您將得到回復。