- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373959 > AD9200KSTRL (ANALOG DEVICES INC) Complete 10-Bit, 20 MSPS, 80 mW CMOS A/D Converter PDF資料下載
參數(shù)資料
| 型號： | AD9200KSTRL |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | ADC |
| 英文描述： | Complete 10-Bit, 20 MSPS, 80 mW CMOS A/D Converter |
| 中文描述： | 1-CH 10-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PQFP48 |
| 封裝： | PLASTIC, LQFP-48 |
| 文件頁數(shù)： | 11/24頁 |
| 文件大小： | 338K |
| 代理商： | AD9200KSTRL |
AD9200
–11–
REV. E
The actual reference voltages used by the internal circuitry of
the AD9200 appear on REFTF and REFBF. For proper opera-
tion, it is necessary to add a capacitor network to decouple these
pins. The REFTF and REFBF should be decoupled for all
internal and external configurations as shown in Figure 17.
AD9200
REFTF
REFBF
0.1
m
F
0.1
m
F
10
m
F
0.1
m
F
Figure 17. Reference Decoupling Network
Note: REFTF = reference top, force
REFBF = reference bottom, force
REFTS = reference top, sense
REFBS = reference bottom, sense
INTERNAL REFERENCE OPERATION
Figures 18, 19 and 20 show example hookups of the AD9200
internal reference in its most common configurations. (Figures
18 and 19 illustrate top/bottom mode while Figure 20 illustrates
center span mode). Figure 29 shows how to connect the AD9200
for 1 V p-p differential operation. Shorting the VREF pin
directly to the REFSENSE pin places the internal reference
amplifier, A1, in unity-gain mode and the resultant reference
output is 1 V. In Figure 18 REFBS is grounded to give an input
range from 0 V to 1 V. These modes can be chosen when the
supply is either +3 V or +5 V. The VREF pin must be bypassed to
AVSS (analog ground) with a 1.0
μ
F tantalum capacitor in
parallel with a low inductance, low ESR, 0.1
μ
F ceramic capacitor.
1V
0V
MODE
AVDD
10k
V
10k
V
10k
V
A/D
CORE
4.2k
TOTAL
REFTS
REFBS
10
m
F
0.1
m
F
REFTF
REFBF
0.1
m
F
AIN
0.1
m
F
AD9200
10k
V
REF
SENSE
VREF
A1
1V
A2
SHA
0.1
m
F
1.0
m
F
Figure 18. Internal Reference 1 V p-p Input Span
(Top/Bottom Mode)
Figure 19 shows the single-ended configuration for 2 V p-p
operation. REFSENSE is connected to GND, resulting in a 2 V
reference output.
2V
0V
MODE
AVDD
A2
10k
V
10k
V
10k
V
A/D
CORE
4.2k
TOTAL
REFTS
REFBS
10
m
F
0.1
m
F
REFTF
REFBF
0.1
m
F
AIN
0.1
m
F
AD9200
10k
V
REF
SENSE
VREF
A1
1V
SHA
0.1
m
F
1.0
m
F
Figure 19. Internal Reference, 2 V p-p Input Span
(Top/Bottom Mode)
Figure 20 shows the single-ended configuration that gives the
good high frequency dynamic performance (SINAD, SFDR).
To optimize dynamic performance, center the common-mode
voltage of the analog input at approximately 1.5 V. Connect the
shorted REFTS and REFBS inputs to a low impedance 1.5 V
source. In this configuration, the MODE pin is driven to a volt-
age at midsupply (AVDD/2).
Maximum reference drive is 1 mA. An external buffer is re-
quired for heavier loads.
AVDD/2
+1.5V
2V
1V
MODE
10k
V
10k
V
10k
V
A/D
CORE
4.2k
TOTAL
REFTS
REFBS
10
m
F
0.1
m
F
REFTF
REFBF
0.1
m
F
AIN
0.1
m
F
AD9200
10k
V
REF
SENSE
VREF
1V
SHA
A2
A1
0.1
m
F
1.0
m
F
Figure 20. Internal Reference 1 V p-p Input Span,
(Center Span Mode)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD9200SSOP-EVAL | Complete 10-Bit, 20 MSPS, 80 mW CMOS A/D Converter |
| AD9200JST | Complete 10-Bit, 20 MSPS, 80 mW CMOS A/D Converter |
| AD9200JSTRL | Complete 10-Bit, 20 MSPS, 80 mW CMOS A/D Converter |
| AD9201 | Dual Channel, 20 MHz 10-Bit Resolution CMOS ADC |
| AD9201-EVAL | Dual Channel, 20 MHz 10-Bit Resolution CMOS ADC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD9200KSTZ | 制造商:Analog Devices 功能描述:ADC SGL PIPELINED 20MSPS 10-BIT PARALLEL 48LQFP - Trays |
| AD9200KSTZRL | 制造商:Analog Devices 功能描述:ADC SGL PIPELINED 20MSPS 10-BIT PARALLEL 48LQFP - Tape and Reel |
| AD9200LQFP-EVAL | 制造商:AD 制造商全稱:Analog Devices 功能描述:Complete 10-Bit, 20 MSPS, 80 mW CMOS A/D Converter |
| AD9200SSOP-EVAL | 制造商:Analog Devices 功能描述:Evaluation Board For AD9200 CMOS A/D Converter 制造商:Analog Devices 功能描述:EVAL BD FOR AD9200 CMOS A/D CNVRTR - Bulk |
| AD9200TQFP-EVAL | 制造商:Analog Devices 功能描述:EVAL BD FOR AD9200 CMOS A/D CNVRTR - Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復。