欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: AD9220ARS
廠商: ANALOG DEVICES INC
元件分類: ADC
英文描述: Complete 12-Bit 1.5/3.0/10.0 MSPS Monolithic A/D Converters
中文描述: 1-CH 12-BIT FLASH METHOD ADC, PARALLEL ACCESS, PDSO28
封裝: MO-150AH, SSOP-28
文件頁數: 9/28頁
文件大小: 350K
代理商: AD9220ARS
AD9221/AD9223/AD9220
REV. D
–9–
INTRODUCTION
The AD9221/AD9223/AD9220 are members of a high perfor-
mance, complete single-supply 12-bit ADC product family based
on the same CMOS pipelined architecture. The product family
allows the system designer an upward or downward component
selection path based on dynamic performance, sample rate, and
power. The analog input range of the AD9221/AD9223/AD9220
is highly flexible allowing for both single-ended or differential
inputs of varying amplitudes which can be ac or dc coupled.
Each device shares the same interface options, pinout and pack-
age offering.
The AD9221/AD9223/AD9220 utilize a four-stage pipeline
architecture with a wideband input sample-and-hold amplifier
(SHA) implemented on a cost-effective CMOS process. Each
stage of the pipeline, excluding the last stage, consists of a low
resolution flash A/D connected to a switched capacitor DAC
and interstage residue amplifier (MDAC). The residue amplifier
amplifies the difference between the reconstructed DAC output
and the flash input for the next stage in the pipeline. One bit of
redundancy is used in each of the stages to facilitate digital
correction of flash errors. The last stage simply consists of a
flash A/D.
The pipeline architecture allows a greater throughput rate at the
expense of pipeline delay or latency. This means that while the
converter is capable of capturing a new input sample every clock
cycle, it actually takes three clock cycles for the conversion to be
fully processed and appear at the output. This latency is not a
concern in most applications. The digital output, together with
the out-of-range indicator (OTR), is latched into an output
buffer to drive the output pins. The output drivers of the
AD9220ARS, AD9221 and AD9223 can be configured to
interface with +5 V or +3.3 V logic families, while the AD9220AR
can only be configured for +5 V logic.
The AD9221/AD9223/AD9220 use both edges of the clock in
their internal timing circuitry (see Figure 1 and specification
page for exact timing requirements). The A/D samples the ana-
log input on the rising edge of the clock input. During the clock
low time (between the falling edge and rising edge of the clock),
the input SHA is in the sample mode; during the clock high
time it is in hold. System disturbances just prior to the rising
edge of the clock and/or excessive clock jitter may cause the
input SHA to acquire the wrong value, and should be minimized.
The internal circuitry of both the input SHA and individual
pipeline stages of each member of the product family are opti-
mized for both power dissipation and performance. An inherent
tradeoff exists between the input SHA’s dynamic performance
and its power dissipation
.
Figures 29 and 30 shows this tradeoff
by comparing the full-power bandwidth and settling time of the
AD9221/AD9223/AD9220. Both figures reveal that higher
full-power bandwidths and faster settling times are achieved at
the expense of an increase in power dissipation. Similarly, a
tradeoff exists between the sampling rate and the power dissipated
in each stage.
As previously stated, the AD9220, AD9221 and AD9223 are
similar in most aspects except for the specified sampling rate,
power consumption, and dynamic performance. The product
family is highly flexible providing several different input ranges
and interface options. As a result, many of the application issues
and tradeoffs associated with these resulting configurations are
also similar. The data sheet is structured such that the designer
can make an informed decision in selecting the proper A/D and
optimizing its performance to fit the specific application.
FREQUENCY – MHz
0
–3
–12
1
100
10
A
–6
–9
AD9221
AD9220
AD9223
Figure 29. Full-Power Bandwidth
SETTLING TIME – ns
C
4000
3000
00
60
10
20
30
40
50
2000
1000
AD9220
AD9223
AD9221
Figure 30. Settling Time
ANALOG INPUT AND REFERENCE OVERVIEW
Figure 31, a simplified model of the AD9221/AD9223/AD9220,
highlights the relationship between the analog inputs, VINA,
VINB, and the reference voltage, VREF. Like the voltage
applied to the top of the resistor ladder in a flash A/D converter,
the value VREF defines the maximum input voltage to the
A/D
core
. The minimum input voltage to the
A/D core
is automatically
defined to be –VREF.
V
CORE
VINA
VINB
+V
REF
–V
REF
A/D
CORE
12
AD9221/AD9223/AD9220
Figure 31. AD9221/AD9223/AD9220 Equivalent Functional
Input Circuit
相關PDF資料
PDF描述
AD9221 Complete 12-Bit 1.5/3.0/10.0 MSPS Monolithic A/D Converters
AD9221AR RES, 18.2K, 1/4, 1%, MF
AD9221ARS Complete 12-Bit 1.5/3.0/10.0 MSPS Monolithic A/D Converters
AD9223 Complete 12-Bit 1.5/3.0/10.0 MSPS Monolithic A/D Converters
AD9223AR Complete 12-Bit 1.5/3.0/10.0 MSPS Monolithic A/D Converters
相關代理商/技術參數
參數描述
AD9220ARS-REEL 功能描述:IC ADC 12BIT 10MSPS 28-SSOP RoHS:否 類別:集成電路 (IC) >> 數據采集 - 模數轉換器 系列:- 標準包裝:1,000 系列:- 位數:16 采樣率(每秒):45k 數據接口:串行 轉換器數目:2 功率耗散(最大):315mW 電壓電源:模擬和數字 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SOIC(0.295",7.50mm 寬) 供應商設備封裝:28-SOIC W 包裝:帶卷 (TR) 輸入數目和類型:2 個單端,單極
AD9220ARSZ 功能描述:IC ADC 12BIT 10MSPS 28-SSOP RoHS:是 類別:集成電路 (IC) >> 數據采集 - 模數轉換器 系列:- 標準包裝:1 系列:microPOWER™ 位數:8 采樣率(每秒):1M 數據接口:串行,SPI? 轉換器數目:1 功率耗散(最大):- 電壓電源:模擬和數字 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:24-VFQFN 裸露焊盤 供應商設備封裝:24-VQFN 裸露焊盤(4x4) 包裝:Digi-Reel® 輸入數目和類型:8 個單端,單極 產品目錄頁面:892 (CN2011-ZH PDF) 其它名稱:296-25851-6
AD9220ARSZ 制造商:Analog Devices 功能描述:IC ADC 12BIT 10MSPS ((NW)) 制造商:Analog Devices 功能描述:IC, ADC, 12BIT, 10MSPS, SSOP-28
AD9220ARSZ-REEL 功能描述:IC ADC 12BIT 10MSPS 28-SSOP RoHS:是 類別:集成電路 (IC) >> 數據采集 - 模數轉換器 系列:- 標準包裝:1,000 系列:- 位數:16 采樣率(每秒):45k 數據接口:串行 轉換器數目:2 功率耗散(最大):315mW 電壓電源:模擬和數字 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SOIC(0.295",7.50mm 寬) 供應商設備封裝:28-SOIC W 包裝:帶卷 (TR) 輸入數目和類型:2 個單端,單極
AD9220ARZ 功能描述:IC ADC 12BIT 10MSPS 28-SOIC RoHS:是 類別:集成電路 (IC) >> 數據采集 - 模數轉換器 系列:- 標準包裝:1,000 系列:- 位數:12 采樣率(每秒):300k 數據接口:并聯 轉換器數目:1 功率耗散(最大):75mW 電壓電源:單電源 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC(0.295",7.50mm 寬) 供應商設備封裝:24-SOIC 包裝:帶卷 (TR) 輸入數目和類型:1 個單端,單極;1 個單端,雙極
主站蜘蛛池模板: 阿城市| 孟州市| 哈尔滨市| 青川县| 天祝| 朝阳县| 阜康市| 工布江达县| 清丰县| 新平| 武宣县| 天镇县| 嘉峪关市| 元朗区| 谢通门县| 拜泉县| 西安市| 新巴尔虎右旗| 惠安县| 东丽区| 池州市| 琼海市| 安西县| 宁波市| 义乌市| 霍州市| 大方县| 贵阳市| 千阳县| 旬阳县| 定安县| 康定县| 仁化县| 神农架林区| 开远市| 宣恩县| 丹东市| 同心县| 渑池县| 灵台县| 嘉兴市|