欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: AD9226-EB
廠商: Analog Devices, Inc.
英文描述: Complete 12-Bit, 65 MSPS ADC Converter
中文描述: 完整的12位,65 MSPS的ADC轉換
文件頁數: 3/28頁
文件大小: 1480K
代理商: AD9226-EB
REV. 0
–3–
AD9226
DIGITAL SPECIFICATIONS
Parameters
LOGIC INPUTS (Clock, DFS
1
, Duty Cycle
1
,
and
Output Enable
1
)
High-Level Input Voltage
Low-Level Input Voltage
High-Level Input Current (V
IN
= AVDD)
Low-Level Input Current (V
IN
= 0 V)
Input Capacitance
Output Enable
1
Temp
Test Level
Min
Typ
Max
Unit
Full
Full
Full
Full
Full
Full
IV
IV
IV
IV
V
IV
2.4
V
V
μ
A
μ
A
pF
V
0.8
+10
+10
–10
–10
5
LOGIC OUTPUTS (With DRVDD = 5 V)
High-Level Output Voltage (I
OH
= 50
μ
A)
High-Level Output Voltage (I
OH
= 0.5 mA)
Low-Level Output Voltage (I
OL
= 1.6 mA)
Low-Level Output Voltage (I
OL
= 50
μ
A)
Output Capacitance
Full
Full
Full
Full
IV
IV
IV
IV
4.5
2.4
V
V
V
V
pF
0.4
0.1
5
LOGIC OUTPUTS (With DRVDD = 3 V)
High-Level Output Voltage (I
OH
= 50
μ
A)
High-Level Output Voltage (I
OH
= 0.5 mA)
Low-Level Output Voltage (I
OL
= 1.6 mA)
Low-Level Output Voltage (I
OL
= 50
μ
A)
Full
Full
Full
Full
IV
IV
IV
IV
2.95
2.80
V
V
V
V
0.4
0.05
NOTES
1
LQFP package.
Specifications subject to change without notice.
SWITCHING SPECIFICATIONS
Parameters
Temp
Test Level
Min
Typ
Max
Unit
Max Conversion Rate
Clock Period
1
CLOCK Pulsewidth High
2
CLOCK Pulsewidth Low
2
Output Delay
Pipeline Delay (Latency)
Output Enable Delay
3
Full
Full
Full
Full
Full
Full
Full
VI
V
V
V
V
V
V
65
15.38
3
3
3.5
MHz
ns
ns
ns
ns
Clock Cycles
ns
7
7
15
NOTES
1
The clock period may be extended to 10
μ
s without degradation in specified performance @ 25
°
C.
2
When MODE pin is tied to AVDD or grounded, the AD9226 SSOP is not affected by clock duty cycle.
3
LQFP package.
Specifications subject to change without notice.
(AVDD = 5 V, DRVDD = 3 V, f
SAMPLE
= 65 MSPS, VREF
= 2.0 V, T
MIN
to T
MAX
, unless otherwise noted.)
(T
MIN
to T
MAX
with AVDD = 5 V, DRVDD = 3 V, C
L
= 20 pF)
n+1
n+2
n+3
n+4
n+5
n+6
n+7
n+8
n
ANALOG
INPUT
CLOCK
DATA
OUT
n–8
n–7
n–6
n–5
n–4
n–3
n–2
n+1
n
n–1
TOD = 7.0 MAX
3.5 MIN
Figure 1. Timing Diagram
DRVDD
2
0 5
.
DRVDD
2
0 5
+
.
相關PDF資料
PDF描述
AD9226AST Complete 12-Bit, 65 MSPS ADC Converter
AD9226ARS Complete 12-Bit, 65 MSPS ADC Converter
AD9228 Quad, 12-bit, 40/65 MSPS Serial LVDS 1.8 V A/D Converter
AD9228-65EB Quad, 12-bit, 40/65 MSPS Serial LVDS 1.8 V A/D Converter
AD9229BCP-50 Quad 12-Bit, 50/65 MSPS Serial LVDS 3V A/D Converter
相關代理商/技術參數
參數描述
AD9226-LQFP-EB 制造商:AD 制造商全稱:Analog Devices 功能描述:Complete 12-Bit, 65 MSPS ADC Converter
AD9226QFP-EB 制造商:Analog Devices 功能描述:12-BIT 50 MSPS ADC 制造商:Analog Devices 功能描述:EVAL BD FOR AD9226 ADC CNVRTR - Bulk
AD9228 制造商:AD 制造商全稱:Analog Devices 功能描述:Quad, 12-Bit, 40/65 MSPS Serial LVDS 1.8 V A/D Converter
AD9228_07 制造商:AD 制造商全稱:Analog Devices 功能描述:Quad, 12-Bit, 40/65 MSPS Serial LVDS 1.8 V A/D Converter
AD9228-65EB 制造商:Analog Devices 功能描述:
主站蜘蛛池模板: 邯郸市| 云浮市| 钦州市| 沾化县| 巩留县| 博野县| 特克斯县| 辽源市| 前郭尔| 剑川县| 肥城市| 集安市| 安龙县| 伊春市| 郑州市| 楚雄市| 高淳县| 潞西市| 河津市| 龙海市| 台湾省| 东港市| 田阳县| 伽师县| 贵南县| 河北省| 南和县| 兴隆县| 祁门县| 清苑县| 台中市| 灵山县| 上饶县| 成武县| 巴里| 都兰县| 平阴县| 莫力| 宁远县| 怀远县| 久治县|