- 您現在的位置：買賣IC網 > PDF目錄373961 > AD9243* (Analog Devices, Inc.) 14-Bit Rail-to-Rail DACs with I2C Interface; Package: DFN; No of Pins: 10; Temperature Range: 0°C to +70°C PDF資料下載
參數資料
| 型號： | AD9243* |
| 廠商： | Analog Devices, Inc. |
| 英文描述： | 14-Bit Rail-to-Rail DACs with I2C Interface; Package: DFN; No of Pins: 10; Temperature Range: 0°C to +70°C |
| 中文描述： | 完整的14位。 3.0 MSPS的單片A / D轉換 |
| 文件頁數： | 8/24頁 |
| 文件大小： | 545K |
AD9243
REV. A
–8–
Therefore, the equation,
V
CORE
= VINA – VINB
(1)
defines the output of the differential input stage and provides the
input to the A/D core.
The voltage,
V
CORE
, must satisfy the condition,
–
VREF
≤
V
CORE
≤
VREF
where
VREF
is the voltage at the
VREF
pin.
While an infinite combination of VINA and VINB inputs exist
that satisfy Equation 2, there is an additional limitation placed
on the inputs by the power supply voltages of the AD9243. The
power supplies bound the valid operating range for VINA and
VINB. The condition,
AVSS –
0.3
V < VINA < AVDD +
0.3
V
AVSS
– 0.3
V
<
VINB
<
AVDD
+ 0.3
V
where
AV
SS is nominally 0 V and
AV
DD is nominally +5 V,
defines this requirement. Thus, the range of valid inputs for
VINA and VINB is any combination that satisfies both Equa-
tions 2 and 3.
For additional information showing the relationship between
VINA, VINB, VREF and the digital output of the AD9243, see
Table IV.
Refer to Table I and Table II for a summary of the various
analog input and reference configurations
.
(2)
(3)
ANALOG INPUT OPERATION
Figure 21 shows the equivalent analog input of the AD9243
which consists of a differential sample-and-hold amplifier (SHA).
The differential input structure of the SHA is highly flexible,
allowing the devices to be easily configured for either a differen-
tial or single-ended input. The dc offset, or common-mode
voltage, of the input(s) can be set to accommodate either single-
supply or dual supply systems. Also, note that the analog inputs,
VINA and VINB, are interchangeable with the exception that
reversing the inputs to the VINA and VINB pins results in a
polarity inversion.
C
S
Q
S1
Q
H1
VINA
VINB
C
S
Q
S1
C
PIN
–
C
PAR
C
PIN
+
C
PAR
Q
S2
C
H
Q
S2
C
H
Figure 21. AD9243 Simplified Input Circuit
INTRODUCTION
The AD9243 utilizes a four-stage pipeline architecture with a
wideband input sample-and-hold amplifier (SHA) implemented
on a cost-effective CMOS process. Each stage of the pipeline,
excluding the last stage, consists of a low resolution flash A/D
connected to a switched capacitor DAC and interstage residue
amplifier (MDAC). The residue amplifier amplifies the differ-
ence between the reconstructed DAC output and the flash input
for the next stage in the pipeline. One bit of redundancy is used
in each of the stages to facilitate digital correction of flash er-
rors. The last stage simply consists of a flash A/D.
The pipeline architecture allows a greater throughput rate at the
expense of pipeline delay or latency. This means that while the
converter is capable of capturing a new input sample every clock
cycle, it actually takes three clock cycles for the conversion to be
fully processed and appear at the output. This latency is not a
concern in most applications. The digital output, together with
the out-of-range indicator (OTR), is latched into an output
buffer to drive the output pins. The output drivers can be con-
figured to interface with +5 V or +3.3 V logic families.
The AD9243 uses both edges of the clock in its internal timing
circuitry (see Figure 1 and specification page for exact timing
requirements). The A/D samples the analog input on the rising
edge of the clock input. During the clock low time (between the
falling edge and rising edge of the clock), the input SHA is in
the sample mode; during the clock high time it is in the hold
mode. System disturbances just prior to the rising edge of the
clock and/or excessive clock jitter may cause the input SHA to
acquire the wrong value, and should be minimized.
ANALOG INPUT AND REFERENCE OVERVIEW
Figure 20, a simplified model of the AD9243, highlights the rela-
tionship between the analog inputs, VINA, VINB, and the
reference voltage, VREF. Like the voltage applied to the top
of the resistor ladder in a flash A/D converter, the value VREF
defines the maximum input voltage to the
A/D core
. The minimum
input voltage to the
A/D core
is automatically defined to be –VREF.
V
CORE
VINA
VINB
+V
REF
–V
REF
A/D
CORE
14
AD9243
Figure 20. AD9243 Equivalent Functional Input Circuit
The addition of a differential input structure gives the user an
additional level of flexibility that is not possible with traditional
flash converters. The input stage allows the user to easily config-
ure the inputs for either single-ended operation or differential
operation. The A/D’s input structure allows the dc offset of the
input signal to be varied independently of the input span of the
converter. Specifically, the input to the
A/D core
is the difference
of the voltages applied at the VINA and VINB input pins.
相關PDF資料 |
PDF描述 |
|---|---|
| AD9244 | 14-Bit, 40/65 MSPS Monolithic A/D Converter |
| AD9244-40PCB | 14-Bit, 40/65 MSPS Monolithic A/D Converter |
| AD9244-65PCB | 14-Bit, 40/65 MSPS Monolithic A/D Converter |
| AD9244BSTRL-40 | 14-Bit, 40/65 MSPS Monolithic A/D Converter |
| AD9244BSTRL-65 | 14-Bit, 40/65 MSPS Monolithic A/D Converter |
相關代理商/技術參數 |
參數描述 |
|---|---|
| AD9243AS | 制造商:Analog Devices 功能描述:ADC Single Pipelined 3Msps 14-bit Parallel 44-Pin MQFP 制造商:Analog Devices 功能描述:IC 14-BIT ADC |
| AD9243ASRL | 制造商:Analog Devices 功能描述:ADC Single Pipelined 3Msps 14-bit Parallel 44-Pin MQFP T/R |
| AD9243ASZ | 功能描述:IC ADC 14BIT 3MSPS 44-MQFP RoHS:是 類別:集成電路 (IC) >> 數據采集 - 模數轉換器 系列:- 標準包裝:1 系列:microPOWER™ 位數:8 采樣率（每秒）:1M 數據接口:串行，SPI? 轉換器數目:1 功率耗散（最大）:- 電壓電源:模擬和數字 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:24-VFQFN 裸露焊盤 供應商設備封裝:24-VQFN 裸露焊盤（4x4） 包裝:Digi-Reel® 輸入數目和類型:8 個單端，單極 產品目錄頁面:892 (CN2011-ZH PDF) 其它名稱:296-25851-6 |
| AD9243ASZRL | 功能描述:IC ADC 14BIT SGL 3MSPS 44MQFP RoHS:是 類別:集成電路 (IC) >> 數據采集 - 模數轉換器 系列:- 標準包裝:1,000 系列:- 位數:12 采樣率（每秒）:300k 數據接口:并聯 轉換器數目:1 功率耗散（最大）:75mW 電壓電源:單電源 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC（0.295"，7.50mm 寬） 供應商設備封裝:24-SOIC 包裝:帶卷 (TR) 輸入數目和類型:1 個單端，單極；1 個單端，雙極 |
發布緊急采購，3分鐘左右您將得到回復。