欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: AD9253TCPZ-125EP
廠商: Analog Devices Inc
文件頁數: 1/40頁
文件大小: 0K
描述: IC ADC 14BIT SRL 125MSPS 48LFCSP
標準包裝: 1
位數: 14
采樣率(每秒): 125M
數據接口: LVDS,串行,SPI?
轉換器數目: 4
功率耗散(最大): 540mW
電壓電源: 模擬和數字
工作溫度: -40°C ~ 85°C
安裝類型: *
封裝/外殼: *
供應商設備封裝: *
包裝: 托盤
輸入數目和類型: 4 個差分,雙極
Quad, 14-Bit, 80 MSPS/105 MSPS/125 MSPS
Serial LVDS 1.8 V Analog-to-Digital Converter
Data Sheet
Rev. 0
Information furnished by Analog Devices is believed to be accurate and reliable. However, no
responsibilityis assumedbyAnalogDevicesforitsuse,norforanyinfringements of patents or other
rightsofthirdpartiesthatmayresultfromitsuse.Specificationssubjecttochangewithoutnotice.No
license is granted by implication or otherwise under any patent or patent rights of Analog Devices.
Trademarksandregisteredtrademarksarethepropertyoftheirrespectiveowners.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700
www.analog.com
Fax: 781.461.3113
2011 Analog Devices, Inc. All rights reserved.
FEATURES
1.8 V supply operation
Low power: 110 mW per channel at 125 MSPS with scalable
power options
SNR = 74 dB (to Nyquist)
SFDR = 90 dBc (to Nyquist)
DNL = ±0.75 LSB (typical); INL = ±2.0 LSB (typical)
Serial LVDS (ANSI-644, default) and low power, reduced
signal option (similar to IEEE 1596.3)
650 MHz full power analog bandwidth
2 V p-p input voltage range
Serial port control
Full chip and individual channel power-down modes
Flexible bit orientation
Built-in and custom digital test pattern generation
Multichip sync and clock divider
Programmable output clock and data alignment
Programmable output resolution
Standby mode
APPLICATIONS
Medical ultrasound
High speed imaging
Quadrature radio receivers
Diversity radio receivers
Test equipment
GENERAL DESCRIPTION
The AD9253 is a quad, 14-bit, 80 MSPS/105 MSPS/125 MSPS
analog-to-digital converter (ADC) with an on-chip sample-
and-hold circuit designed for low cost, low power, small size,
and ease of use. The product operates at a conversion rate of
up to 125 MSPS and is optimized for outstanding dynamic
performance and low power in applications where a small
package size is critical.
The ADC requires a single 1.8 V power supply and LVPECL-/
CMOS-/LVDS-compatible sample rate clock for full performance
operation. No external reference or driver components are
required for many applications.
The ADC automatically multiplies the sample rate clock for the
appropriate LVDS serial data rate. A data clock output (DCO) for
capturing data on the output and a frame clock output (FCO)
for signaling a new output byte are provided. Individual-channel
power-down is supported and typically consumes less than 2 mW
when all channels are disabled. The ADC contains several features
designed to maximize flexibility and minimize system cost, such
FUNCTIONAL BLOCK DIAGRAM
AD9253
1
0065-
00
1
AVDD
PDWN
DRVDD
REF
SELECT
VIN–A
VIN+A
VIN–B
VIN+B
VIN–D
VIN+D
VIN–C
VIN+C
SENSE
AGND
SYN
C
VCM
VREF
D0–A
D0+A
D0–B
D0+B
D1–B
D1+B
D1–C
D1+C
D0–C
D0+C
D1–D
D1+D
DCO–
DCO+
D0–D
D0+D
FCO–
FCO+
D1–A
D1+A
CL
K
+
CL
K
CS
B
SD
IO
/O
L
M
S
C
LK
/D
TP
RBIAS
PIPELINE
ADC
PIPELINE
ADC
PIPELINE
ADC
SERIAL
LVDS
DIGITAL
SERIALIZER
DIGITAL
SERIALIZER
DIGITAL
SERIALIZER
DIGITAL
SERIALIZER
CLOCK
MANAGEMENT
SERIAL PORT
INTERFACE
SERIAL
LVDS
SERIAL
LVDS
SERIAL
LVDS
SERIAL
LVDS
SERIAL
LVDS
SERIAL
LVDS
SERIAL
LVDS
PIPELINE
ADC
14
1V
Figure 1.
as programmable output clock and data alignment and digital
test pattern generation. The available digital test patterns
include built-in deterministic and pseudorandom patterns, along
with custom user-defined test patterns entered via the serial port
interface (SPI).
The AD9253 is available in a RoHS-compliant, 48-lead LFCSP.
It is specified over the industrial temperature range of 40°C to
+85°C. This product is protected by a U.S. patent.
PRODUCT HIGHLIGHTS
1.
Small Footprint. Four ADCs are contained in a small, space-
saving package.
2.
Low power of 110 mW/channel at 125 MSPS with scalable
power options.
3.
Pin compatible to the AD9633 12-bit quad ADC.
4.
Ease of Use. A data clock output (DCO) operates at
frequencies of up to 500 MHz and supports double data
rate (DDR) operation.
5.
User Flexibility. The SPI control offers a wide range of
flexible features to meet specific system requirements.
相關PDF資料
PDF描述
AD9257BCPZ-65 IC ADC 14BIT SRL 65MSPS 64LFCSP
AD9258BCPZ-125 IC ADC 14BIT 125MSPS DL 64LFCSP
AD9259ABCPZRL7-50 IC ADC 14BIT SRL 50MSPS 48LFCSP
AD9260ASZRL IC ADC 16BIT 2.5MHZ 44MQFP
AD9262BCPZ-10 IC ADC 16BIT 10MHZ 64LFCSP
相關代理商/技術參數
參數描述
AD9253TCPZR7-125EP 制造商:Analog Devices 功能描述:14 BIT 125MSPS QUAD ADC 制造商:Analog Devices 功能描述:14 BIT 125MSPS QUAD ADC - Tape and Reel 制造商:Analog Devices 功能描述:IC ADC 14BIT SRL 125MSPS 48LFCSP 制造商:Analog Devices Inc. 功能描述:Analog to Digital Converters - ADC 14 Bit 125Msps Quad ADC 制造商:Analog Devices 功能描述:CONVERTER - ADC
AD9254 制造商:AD 制造商全稱:Analog Devices 功能描述:14-Bit, 150 MSPS, 1.8 V Analog-to-Digital Converter
AD9254-150EBZ 制造商:Analog Devices 功能描述:EVAL BD FOR AD9254 - Bulk 制造商:Analog Devices 功能描述:EVALUATION CARD ((NS))
AD9254-150EBZ1 制造商:AD 制造商全稱:Analog Devices 功能描述:14-Bit, 150 MSPS, 1.8 V Analog-to-Digital Converter
AD9254BCPZ-150 功能描述:模數轉換器 - ADC 1.8V 14Bit 150 MSPS ADC RoHS:否 制造商:Analog Devices 通道數量: 結構: 轉換速率: 分辨率: 輸入類型: 信噪比: 接口類型: 工作電源電壓: 最大工作溫度: 安裝風格: 封裝 / 箱體:
主站蜘蛛池模板: 延吉市| 遂川县| 南昌县| 汝阳县| 通辽市| 离岛区| 乐平市| 温宿县| 广南县| 什邡市| 徐州市| 历史| 武功县| 汾西县| 金平| 广丰县| 云龙县| 河西区| 平阳县| 同心县| 涟水县| 衡山县| 灌阳县| 青海省| 宝应县| 福鼎市| 自贡市| 卓尼县| 彭阳县| 武胜县| 堆龙德庆县| 志丹县| 香格里拉县| 灵台县| 财经| 武鸣县| 青岛市| 吉木乃县| 黔江区| 翁牛特旗| 页游|