- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373963 > AD9480-LVDS-PCB3 (Analog Devices, Inc.) 8-Bit, 250 MSPS 3.3 V A/D Converter PDF資料下載
參數(shù)資料
| 型號： | AD9480-LVDS-PCB3 |
| 廠商： | Analog Devices, Inc. |
| 元件分類： | ADC |
| 英文描述： | 8-Bit, 250 MSPS 3.3 V A/D Converter |
| 中文描述： | 8位，250MSPS的3V A/D轉換器 |
| 文件頁數(shù)： | 9/28頁 |
| 文件大小： | 1146K |
| 代理商： | AD9480-LVDS-PCB3 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁當前第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁
AD9480
DEFINITIONS
Analog Bandwidth
The analog input frequency at which the spectral power of the
fundamental frequency (as determined by the FFT analysis) is
reduced by 3 dB.
Rev. 0 | Page 9 of 28
Aperture Delay
The delay between the 50% point of the rising edge of the
ENCODE command and the instant the analog input is
sampled.
Aperture Uncertainty (Jitter)
The sample-to-sample variation in aperture delay.
Clock Pulse Width/Duty Cycle
Pulse width high is the minimum amount of time that the clock
pulse should be left in a Logic 1 state to achieve rated
performance; pulse width low is the minimum time clock pulse
should be left in a low state. See timing implications of changing
t
EH
in the section Clocking the AD9480. At a given clock rate,
these specifications define an acceptable clock duty cycle.
Crosstalk
Coupling onto one channel being driven by a low level
(
40 dBFS) signal when the adjacent interfering channel
is driven by a full-scale signal.
Differential Analog Input Resistance,
Differential Analog Input Capacitance,
and Differential Analog Input Impedance
The real and complex impedances measured at each analog
input port. The resistance is measured statically and the
capacitance and differential input impedances are measured
with a network analyzer.
Differential Analog Input Voltage Range
The peak-to-peak differential voltage that must be applied to
the converter to generate a full-scale response. Peak differential
voltage is computed by observing the voltage on a single pin
and subtracting the voltage from the other pin, which is 180°
out of phase. Peak to peak differential is computed by rotating
the inputs phase 180° and taking the peak measurement again.
Then the difference is computed between both peak
measurements.
Differential Nonlinearity
The deviation of any code width from an ideal 1 LSB step.
Effective Number of Bits
The effective number of bits (ENOB) is calculated from the
measured SINAD based on the equation (assuming full-scale
input)
6.02
dB
76
.
=
MEASURED
SINAD
ENOB
Full-Scale Input Power
Expressed in dBm. Computed using the following equation:
=
001
.
log
10
2
INPUT
FULLSCALE
Z
FULLSCALE
rms
V
Power
Gain Error
Gain error is the difference between the measured and ideal
full-scale input voltage range of the ADC.
Harmonic Distortion, Second
The ratio of the rms signal amplitude to the rms value of the
second harmonic component, reported in dBc.
Harmonic Distortion, Third
The ratio of the rms signal amplitude to the rms value of the
third harmonic component, reported in dBc.
Integral Nonlinearity
The deviation of the transfer function from a reference line
measured in fractions of 1 LSB using a best straight line
determined by a least square curve fit.
Minimum Conversion Rate
The encode rate at which the SNR of the lowest analog signal
frequency drops by no more than 3 dB below the guaranteed
limit.
Maximum Conversion Rate
The encode rate at which parametric testing is performed.
Output Propagation Delay
The delay between a differential crossing of CLK+ and CLK
and the time when all output data bits are within valid logic
levels.
Noise (for any range within the ADC)
This value includes both thermal and quantization noise.
×
×
=
10
10
001
.
dBFS
dBc
dBm
noise
Signal
SNR
FS
Z
V
where:
Z
is the input impedance.
FS
is the full scale of the device for the frequency in question.
SNR
is the value for the particular input level.
Signal
is the signal level within the ADC reported in dB below
full scale.
Power Supply Rejection Ratio
The ratio of a change in input offset voltage to a change in
power supply voltage.
相關PDF資料 |
PDF描述 |
|---|---|
| AD9480ASUZ-2501 | 8-Bit, 250 MSPS 3.3 V A/D Converter |
| AD9480BSUZ-2501 | 8-Bit, 250 MSPS 3.3 V A/D Converter |
| AD9483KS-100 | Triple 8-Bit, 140 MSPS A/D Converter |
| AD9483KS-140 | Triple 8-Bit, 140 MSPS A/D Converter |
| AD9483 | Triple 8-Bit, 140 MSPS A/D Converter |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| AD9480XSU-250 | 制造商:Analog Devices 功能描述:8-BIT, 250 MSPS, 3.3 V A/D CONVERTER - Bulk |
| AD9481 | 制造商:AD 制造商全稱:Analog Devices 功能描述:8-Bit, 250 MSPS 3.3 V A/D Converter |
| AD9481BSUZ-250 | 功能描述:IC ADC 8BIT 250MSPS 3.3V 44-TQFP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉換器 系列:- 其它有關文件:TSA1204 View All Specifications 標準包裝:1 系列:- 位數(shù):12 采樣率（每秒）:20M 數(shù)據(jù)接口:并聯(lián) 轉換器數(shù)目:2 功率耗散（最大）:155mW 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-TQFP 供應商設備封裝:48-TQFP（7x7） 包裝:Digi-Reel® 輸入數(shù)目和類型:4 個單端，單極；2 個差分，單極 產品目錄頁面:1156 (CN2011-ZH PDF) 其它名稱:497-5435-6 |
| AD9481-PCB | 制造商:Analog Devices 功能描述:EVAL KIT FOR 8BIT, 250 MSPS 3.3V A/D CNVRTR - Bulk |
| AD9481-PCBZ | 功能描述:BOARD EVAL 8BIT 250MSPS 44-TQFP RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估板 - 模數(shù)轉換器 (ADC) 系列:- 產品培訓模塊:Obsolescence Mitigation Program 標準包裝:1 系列:- ADC 的數(shù)量:1 位數(shù):12 采樣率（每秒）:94.4k 數(shù)據(jù)接口:USB 輸入范圍:±VREF/2 在以下條件下的電源（標準）:- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板，軟件 |
發(fā)布緊急采購，3分鐘左右您將得到回復。