- 您現在的位置：買賣IC網 > PDF目錄373968 > AD9844 (Analog Devices, Inc.) Complete 12-Bit 20 MSPS CCD Signal Processor PDF資料下載
參數資料
| 型號： | AD9844 |
| 廠商： | Analog Devices, Inc. |
| 英文描述： | Complete 12-Bit 20 MSPS CCD Signal Processor |
| 中文描述： | 完整的12位20 MSPS的CCD信號處理器 |
| 文件頁數： | 10/16頁 |
| 文件大小： | 169K |
| 代理商： | AD9844 |
AD9844A
–10–
REV. 0
SERIAL INTERFACE TIMING AND INTERNAL REGISTER DESCRIPTION
Table I. Internal Register Map
Register
Name
Address
A0
Data Bits
D4
A1 A2
D0
D1
D2
D3
D5
D6
D7
D8
D9
D10
Operation
0
0
0
Channel Select
CCD/AUX
Power-Down
Modes
Software OB Clamp
Reset
On/Off
0
*
1
**
0
*
0
*
0
*
VGA Gain
1
0
0
LSB
MSB
X
Clamp Level
0
1
0
LSB
MSB
X
X
X
Control
1
1
0
0
*
0
*
0
*
CDS Gain Clock Polarity Select for
On/Off
SHP/SHD/CLP/DATA
0
*
0
*
Three-
State
X
CDS Gain
*
Internal use only, must be set to zero.
**
Should be set to one.
0
0
1
LSB
MSB
X
X
X
X
X
SDATA
SCK
SL
RNW
TEST
0
A2
0
A0
A1
D0
D1
D2
D3
D4
D5
D6
D7
D8
D9
D10
t
DS
t
DH
t
LS
t
LH
NOTES:
1. SDATA BITS ARE INTERNALLY LATCHED ON THE RISING EDGES OF SCK.
2. RNW = READ-NOT WRITE. SET LOW FOR WRITE OPERATION.
3. TEST BIT = INTERNAL USE ONLY. MUST BE SET LOW.
4. SYSTEM UPDATE OF LOADED REGISTERS OCCURS ON SL RISING EDGE.
Figure 8. Serial Write Operation
SDATA
SCK
SL
RNW
TEST
1
0
A0
A1
D0
D1
D2
D3
D4
D5
D6
D7
D8
D9
D10
t
DS
t
DH
t
LS
t
LH
NOTES:
1. RNW = READ-NOT WRITE. SET HIGH FOR READ OPERATION.
2. TEST BITS = INTERNAL USE ONLY. MUST BE SET LOW.
3. SERIAL DATA FROM THE SELECTED REGISTER IS VALID STARTING AFTER THE 5TH SCK FALLING EDGE, AND IS UPDATED ON SCK
FALLING EDGES.
t
DV
A2
Figure 9. Serial Readback Operation
SDATA
SCK
SL
A0
A1
D0
D2
D3
D10
RNW
0
0
D9
0
0
0
D0
1
2
17
35
34
27
26
16
6
5
4
3
44
...
...
...
...
10 BITS
AGC GAIN
D7
D0
D9
...
...
...
...
...
NOTES:
1. ANY NUMBER OF ADJACENT REGISTERS MAY BE LOADED SEQUENTIALLY, BEGINNING WITH THE LOWEST ADDRESS AND INCREMENTING
ONE ADDRESS AT A TIME.
2. WHEN SEQUENTIALLY LOADING MULTIPLE REGISTERS, THE EXACT REGISTER LENGTH (SHOWN ABOVE) MUST BE USED FOR EACH REGISTER.
3. ALL LOADED REGISTERS WILL BE SIMULTANEOUSLY UPDATED WITH THE RISING EDGE OF SL.
8 BITS
CLAMP LEVEL
10 BITS
CONTROL
11 BITS
OPERATION
D1
D0
D2
D3
D1
18
19
20
7
8
9
Figure 10. Continuous Serial Write Operation to Multiple Registers
相關PDF資料 |
PDF描述 |
|---|---|
| AD9844A | Complete 12-Bit 20 MSPS CCD Signal Processor |
| AD9844AJST | Complete 12-Bit 20 MSPS CCD Signal Processor |
| AD9845B | Complete 12-Bit 30 MSPS CCD Signal Processor |
| AD9845BJST | Complete 12-Bit 30 MSPS CCD Signal Processor |
| AD9845 | Complete 12-Bit 30 MSPS CCD Signal Processor |
相關代理商/技術參數 |
參數描述 |
|---|---|
| AD9844A | 制造商:AD 制造商全稱:Analog Devices 功能描述:Complete 12-Bit 20 MSPS CCD Signal Processor |
| AD9844AJST | 制造商:Analog Devices 功能描述:AFE Video 1ADC 12-Bit 3.3V 48-Pin LQFP 制造商:Analog Devices 功能描述:AFE VID 1ADC 12-BIT 3.3V 48LQFP - Bulk 制造商:Rochester Electronics LLC 功能描述:12 BIT 20 MHZ ANALOG FRONT END - Tape and Reel |
| AD9844AJSTRL | 制造商:Analog Devices 功能描述:AFE Video 1ADC 12-Bit 3.3V 48-Pin LQFP T/R 制造商:Analog Devices 功能描述:AFE VID 1ADC 12-BIT 3.3V 48LQFP - Tape and Reel 制造商:Rochester Electronics LLC 功能描述:12 BIT 20 MHZ ANALOG FRONT END - Tape and Reel |
| AD9844AJSTZ | 制造商:Analog Devices 功能描述:AFE Video 1ADC 12-Bit 3.3V 48-Pin LQFP 制造商:Analog Devices 功能描述:12 BIT 20 MHz ANALOG FRONT END |
| AD9844-EB | 制造商:Analog Devices 功能描述: |
發布緊急采購，3分鐘左右您將得到回復。