
3
AD9852 PRODUCT CONCEPT
____________________________________________________________________________________________
AD9852 GOAL ELECTRICAL SPECIFICATIONS
(Vs=+3 V
±
5 %, Rset=3.9 k
)
Parameter
Temp
Test Level
AD9852
Min Typ Max
Units
POWER SUPPLY
+Vs Current @:
50 MHz External Clock (PLL enabled)
P
DISS@:
50 MHz External Clock
P
DISS
Power-down Mode
+25°C
I
166
mA
+25°C
+25°C
I
I
500
10
mW
mW
NOTES
1
Absolute maximum ratings are limiting values, to be
applied individually, and beyond which the serviceability
of the circuit may be impaired. Functional operability
under any of these conditions is not necessarily implied.
Exposure of absolute maximum rating conditions for
extended periods of time may affect device reliability.
2
The reference clock input is configured to accept a sine
wave input or a TTL-level pulse input.
3
Reference clock frequency is selected to insure second
harmonic is out of the bandwidth of interest.
4
Reference clock input=50 MHz; output frequency=40MHz;
external filter=5-pole low-pass.
EXPLANATION OF TEST LEVELS
Test Level
I - 100% Production Tested.
III - Sample Tested Only.
IV - Parameter is guaranteed by design and
characterization testing.
V - Parameter is a typical value only.
VI - All devices are 100% production tested at +25°C.
100% production tested at temperature extremes for
military temperature devices; guaranteed by design
and characterization testing for industrial devices.
Table I. AD9852 PIN-FUNCTION DESCRIPTIONS
CLKIN
Rset
AGND
VDD
AVCC
W_CLK
FQ_UD
D0-D7
RESET
IOUT
IOUTB
DACBL
VINP
VINN
QOUTB
QOUT
FSELECT Frequency select input. Controls which frequency register, F0 or F1, is added to the phase accumulator
PSELECT Phase select input. Controls which phase register, P0 or P1, is added to the phase accumulator
A0-A2 Address bits. These address bits are used to select the destination register for freq/phase/control input
data
Reference clock input. This may be a sine input or continuous TTL/CMOS-level pulse train.
This is the DAC's external Rset connection. This resistor value sets the DAC fullscale output current.
Analog Ground. These pins are the ground return for the analog circuitry (DAC and comparator).
Supply voltage pins for digital circuitry.
Supply voltage for the analog circuitry (DAC and comparator).
Word load clock. This clock is used to load each of the (up to) five iterations of the 8-bit
Frequency Update. When this pin is set high, the DDS will update to the frequency
8-bit Data Input. This is the 8-bit data port for iteratively loading the 32-bit
Reset. This is the master reset pin; when set high it clears all registers and the DAC
The true output of the differential DAC.
The complementary output of the differential DAC.
DAC Baseline. This is the DAC baseline reference; it should normally be left as a no connect.
Voltage input positive. This is the comparator's positive input pin.
Voltage input negative. This is the comparator's negative input pin.
Output complement. This is the comparator's complementary output pin.
Ouput true. This is the comparator's positive output pin.