- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373971 > AD9949KCPZ (ANALOG DEVICES INC) 12-Bit CCD Signal Processor with Precision Timing Core PDF資料下載
參數(shù)資料
| 型號： | AD9949KCPZ |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | 消費(fèi)家電 |
| 英文描述： | 12-Bit CCD Signal Processor with Precision Timing Core |
| 中文描述： | SPECIALTY CONSUMER CIRCUIT, QCC40 |
| 封裝： | 6 X 6 MM, LEAD FREE, MO-220-VJJD-2, LFCSP-40 |
| 文件頁數(shù)： | 26/36頁 |
| 文件大小： | 707K |
| 代理商： | AD9949KCPZ |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁當(dāng)前第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁
AD9949
ANALOG FRONT END DESCRIPTION AND OPERATION
Rev. B | Page 26 of 36
The AD9949 signal processing chain is shown in Figure 28.
Each processing step is essential in achieving a high quality
image from the raw CCD pixel data.
DC RESTORE
To reduce the large dc offset of the CCD output signal, a dc
restore circuit is used with an external 0.1 μF series coupling
capacitor. This restores the dc level of the CCD signal to
approximately 1.5 V to be compatible with the 3 V supply
voltage of the AD9949.
CORRELATED DOUBLE SAMPLER
The CDS circuit samples each CCD pixel twice to extract the
video information and reject low frequency noise. The timing
shown in Figure 17 illustrates how the two internally generated
CDS clocks, SHP and SHD, are used to sample the reference
level and the CCD signal level, respectively. The placement of
the SHP and SHD sampling edges is determined by the setting
of the SAMPCONTROL register located at Address 0×63.
Placement of these two clock signals is critical in achieving the
best performance from the CCD.
The gain in the CDS is fixed at 0 dB by default. Using Bits D10
and D11 in the AFE operation register, the gain may be reduced
to 2 dB or 4 dB. This allows the AD9949 to accept an input
signal of greater than 1 V p-p. See Table 14 for register details.
Table 22. Adjustable CDS Gain
Operation Register Bits
D11
D10
0
0
0
1
1
0
1
1
CDS Gain
0 dB
2 dB
4 dB
0 dB
Max CDS Input
1.0 V p-p
1.2 V p-p
1.6 V p-p
1.0 V p-p
PxGA
The PxGA provides separate gain adjustment for the individual
color pixels. A programmable gain amplifier with four separate
values, the PxGA has the capability to multiplex its gain value
on a pixel-to-pixel basis (see Figure 29). This allows lower
output color pixels to be gained up to match higher output color
pixels. Also, the PxGA may be used to adjust the colors for
white balance, reducing the amount of digital processing that
is
needed. The four different gain values are switched according
to the color steering circuitry. Three different color steering
modes for different types of CCD color filter arrays are
programmable in the AFE CTLMODE register at Address 0×03
(see Figure 33 to Figure 35 for timing examples). For example,
progressive steering mode accommodates the popular Bayer
arrangement of red, green, and blue filters (see Figure 30).
6dB ~ 42dB
CCDIN
DIGITAL
FILTER
CLPOB
DC RESTORE
OPTICAL BLACK
CLAMP
12-BIT
ADC
VGA
DAC
8
CDS
INTERNAL
VREF
2V FULL SCALE
0dB ~ 18dB
SHP
SHD
PxGA
1.5V
OUTPUT
DATA
LATCH
REFT
REFB
DOUT
PHASE
SHP
SHD
DOUT
PHASE
CLPOB PBLK
PBLK
1.0V
2.0V
DOUT
AD9949
0dB, –2dB, –4dB
1.0
μ
F 1.0
μ
F
1.0
μ
F
0
PxGA GAIN
REGISTERS
VGA GAIN
REGISTER
CLAMP LEVEL
REGISTER
12
V-H
TIMING
GENERATION
PRECISION
TIMING
GENERATION
Figure 28. Analog Front End Functional Block Diagram
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD9949AKCPZ | Circular Connector; No. of Contacts:61; Series:MS27474; Body Material:Aluminum; Connecting Termination:Crimp; Connector Shell Size:24; Circular Contact Gender:Socket; Circular Shell Style:Jam Nut Receptacle; Insert Arrangement:24-61 RoHS Compliant: No |
| AD9949AKCPZRL | Circular Connector; No. of Contacts:61; Series:MS27474; Body Material:Aluminum; Connecting Termination:Crimp; Connector Shell Size:24; Circular Contact Gender:Socket; Circular Shell Style:Jam Nut Receptacle; Insert Arrangement:24-61 RoHS Compliant: No |
| AD9951YSV-REEL7 | Hook-Up Wire; Conductor Size AWG:18; No. Strands x Strand Size:16 x 30; Jacket Color:Blue; Approval Bodies:UL, CSA; Approval Categories:UL AWM Style 1061, CSA Type AWM; Conductor Material:Copper RoHS Compliant: Yes |
| AD9951 | 400 MSPS 14-Bit, 1.8 V CMOS Direct Digital Synthesizer |
| AD9951PCB | 400 MSPS 14-Bit, 1.8 V CMOS Direct Digital Synthesizer |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD9949KCPZRL | 功能描述:IC CCD SIGNAL PROCESSOR 40-LFCSP RoHS:是 類別:集成電路 (IC) >> 接口 - 傳感器和探測器接口 系列:- 其它有關(guān)文件:Automotive Product Guide 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:74 系列:- 類型:觸控式傳感器 輸入類型:數(shù)字 輸出類型:數(shù)字 接口:JTAG，串行 電流 - 電源:100µA 安裝類型:表面貼裝 封裝/外殼:20-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:20-TSSOP 包裝:管件 |
| AD9950KJ | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Parallel-Input Frequency Synthesizer |
| AD9950TJ | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Parallel-Input Frequency Synthesizer |
| AD9951 | 制造商:AD 制造商全稱:Analog Devices 功能描述:400 MSPS 14-Bit, 1.8 V CMOS Direct Digital Synthesizer |
| AD9951/PCBZ | 制造商:Analog Devices 功能描述:AD9951 400 MSPS DDS W/ 14 BIT DAC EVALBD - Boxed Product (Development Kits) |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。