欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數(shù)資料
型號: AD9951PCB
廠商: Analog Devices, Inc.
元件分類: XO, clock
英文描述: 400 MSPS 14-Bit, 1.8 V CMOS Direct Digital Synthesizer
中文描述: 400 MSPS的14位,1.8伏的CMOS直接數(shù)字頻率合成
文件頁數(shù): 5/28頁
文件大小: 825K
代理商: AD9951PCB
AD9951
Parameter
TIMING CHARACTERISTICS
Serial Control Bus
Maximum Frequency
Minimum Clock Pulse Width Low
Minimum Clock Pulse Width High
Maximum Clock Rise/Fall Time
Minimum Data Setup Time DVDD_I/O = 3.3 V
Minimum Data Setup Time DVDD_I/O = 1.8 V
Minimum Data Hold Time
Maximum Data Valid Time
Wake-Up Time
2
Minimum Reset Pulse Width High
I/O UPDATE to SYNC_CLK Setup Time DVDD_I/O = 3.3 V
I/O UPDATE to SYNC_CLK Setup Time DVDD_I/O = 3.3 V
I/O UPDATE, SYNC_CLK Hold Time
Latency
I/O UPDATE to Frequency Change Prop Delay
I/O UPDATE to Phase Offset Change Prop Delay
I/O UPDATE to Amplitude Change Prop Delay
CMOS LOGIC INPUTS
Logic 1 Voltage @ DVDD_I/O (Pin 43) = 1.8 V
Logic 0 Voltage @ DVDD_I/O (Pin 43) = 1.8 V
Logic 1 Voltage @ DVDD_I/O (Pin 43) = 3.3 V
Logic 0 Voltage @ DVDD_I/O (Pin 43) = 3.3 V
Logic 1 Current
Logic 0 Current
Input Capacitance
CMOS LOGIC OUTPUTS (1 mA Load) DVDD_I/O = 1.8 V
Logic 1 Voltage
Logic 0 Voltage
CMOS LOGIC OUTPUTS (1 mA Load) DVDD_I/O = 3.3 V
Logic 1 Voltage
Logic 0 Voltage
POWER CONSUMPTION (AVDD = DVDD = 1.8 V)
Single-Tone Mode
Rapid Power-Down Mode
Full-Sleep Mode
SYNCHRONIZATION FUNCTION
4
Maximum SYNC Clock Rate (DVDD_I/O = 1.8 V)
Maximum SYNC Clock Rate (DVDD_I/O = 3.3 V)
SYNC_CLK Alignment Resolution
5
Rev. 0 | Page 5 of 28
Temp
FULL
FULL
FULL
FULL
FULL
FULL
FULL
FULL
FULL
FULL
FULL
FULL
FULL
25°C
25°C
25°C
25°C
25°C
25°C
25°C
25°C
25°C
25°C
25°C
25°C
25°C
25°C
25°C
25°C
25°C
25°C
25°C
25°C
Min
7
7
3
5
0
5
4
6
0
24
24
16
1.25
2.2
1.35
2.8
62.5
100
Typ
25
2
25
1
3
2
162
150
20
±1
Max
0.6
0.8
12
12
0.4
0.4
171
160
27
Unit
Mbps
ns
ns
ns
ns
ns
ns
ns
ms
SYSCLK Cycles
3
ns
ns
ns
SYSCLK Cycles
SYSCLK Cycles
SYSCLK Cycles
V
V
V
V
μA
μA
pF
V
V
V
V
mW
mW
mW
MHz
MHz
SYSCLK Cycles
1
To achieve the best possible phase noise, the largest amplitude clock possible should be used. Reducing the clock input amplitude will reduce the phase noise per-
formance of the device.
2
Wake-up time refers to the recovery from analog power-down modes (see the
reference clock multiplier PLL to relock to the reference. The wake-up time assumes there is no capacitor on DACBP and that the recommended PLL loop filter values
are used.
3
SYSCLK cycle refers to the actual clock frequency used on-chip by the DDS. If the reference clock multiplier is used to multiply the external reference clock frequency,
the SYSCLK frequency is the external frequency multiplied by the reference clock multiplication factor. If the reference clock multiplier is not used, the SYSCLK fre-
quency is the same as the external reference clock frequency.
4
SYNC_CLK = SYSCLK rate. For SYNC_CLK rates
50 MHz, the high speed sync enable bit, CFR2<11>, should be set.
5
This parameter indicates that the digital synchronization feature cannot overcome phase delays (timing skew) between system clock rising edges. If the system clock
edges are aligned, the synchronization function should not increase the skew between the two edges.
section). The longest time required is for the
Power-Down Functions of the AD9951
相關PDF資料
PDF描述
AD9951YSV 400 MSPS 14-Bit, 1.8 V CMOS Direct Digital Synthesizer
AD9952YSV-REEL7 Hook-Up Wire; Conductor Size AWG:12; No. Strands x Strand Size:65 x 30; Jacket Color:Red; Approval Bodies:UL, CSA; Approval Categories:UL AWM Style 1015, CSA Type TEW, JQA-F-, Passes VW-1 Flame Test; Conductor Material:Copper RoHS Compliant: Yes
AD9952 400 MSPS 14-Bit, 1.8 V CMOS Direct Digital Synthesizer
AD9952YSV 400 MSPS 14-Bit, 1.8 V CMOS Direct Digital Synthesizer
AD9953 400 MSPS 14-Bit, 1.8V CMOS Direct Digital Synthesizer
相關代理商/技術參數(shù)
參數(shù)描述
AD9951YSV 制造商:Analog Devices 功能描述:Direct Digital Synthesizer 400MHz 1-DAC 14-Bit Serial 48-Pin TQFP EP 制造商:Analog Devices 功能描述:IC 14-BIT DAC DDS
AD9951YSV-REEL7 制造商:Rochester Electronics LLC 功能描述: 制造商:Analog Devices 功能描述:
AD9951YSVZ 功能描述:IC DDS DAC 14BIT 1.8V 48-TQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 直接數(shù)字合成 (DDS) 系列:- 產(chǎn)品變化通告:Product Discontinuance 27/Oct/2011 標準包裝:2,500 系列:- 分辨率(位):10 b 主 fclk:25MHz 調(diào)節(jié)字寬(位):32 b 電源電壓:2.97 V ~ 5.5 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-TSSOP(0.173",4.40mm 寬) 供應商設備封裝:16-TSSOP 包裝:帶卷 (TR)
AD9951YSVZ-REEL7 制造商:Analog Devices 功能描述:DGTL SYNTHESIZER 48TQFP EP TAPE AND REEL - Tape and Reel
AD9952 制造商:AD 制造商全稱:Analog Devices 功能描述:400 MSPS 14-Bit, 1.8 V CMOS Direct Digital Synthesizer
主站蜘蛛池模板: 如皋市| 尤溪县| 东乡族自治县| 河间市| 扶沟县| 汶上县| 宜城市| 青州市| 纳雍县| 五华县| 鄄城县| 平谷区| 贵定县| 天长市| 五原县| 施秉县| 镇宁| 南漳县| 甘肃省| 安吉县| 南岸区| 额尔古纳市| 嘉荫县| 肇庆市| 那曲县| 浮山县| 金坛市| 桂林市| 德格县| 怀安县| 翼城县| 天镇县| 滕州市| 翁源县| 冕宁县| 汝南县| 平潭县| 凤城市| 微博| 九寨沟县| 邵阳市|