- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373975 > ADAU1401YSTZ-RL (ANALOG DEVICES INC) SigmaDSP 28-/56-Bit Audio Processor with Two ADCs and Four DACs PDF資料下載
參數(shù)資料
| 型號： | ADAU1401YSTZ-RL |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | 消費家電 |
| 英文描述： | SigmaDSP 28-/56-Bit Audio Processor with Two ADCs and Four DACs |
| 中文描述： | SPECIALTY CONSUMER CIRCUIT, PQFP48 |
| 封裝： | ROHS COMPLIANT, PLASTIC, MS-026BBC, LQFP-48 |
| 文件頁數(shù)： | 45/52頁 |
| 文件大小： | 785K |
| 代理商： | ADAU1401YSTZ-RL |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁當前第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁
ADAU1401
The input control register allows control of clock polarity and
data input modes. The valid data formats are I
2
S, left-justified,
right-justified (24-/20-/18-/16-bit), and 8-channel TDM. In all
modes except for the right-justified modes, the serial port accepts
an arbitrary number of bits up to a limit of 24. Extra bits do not
cause an error, but they are truncated internally. Proper operation
of the right-justified modes requires that there be exactly 64 BCLKs
per audio frame. The TDM data is input on SDATA_IN0. The
LRCLK in TDM mode can be input to the ADAU1401 either as
a 50/50 duty cycle clock or as a bit-wide pulse.
In TDM mode, the ADAU1401 can be a master for 48 kHz and
96 kHz data, but not for 192 kHz data. Table 65 lists the modes
in which the serial output port can function.
Rev. 0 | Page 45 of 52
Table 65. Serial Output Port Master/Slave Mode Capabilities
2-Channel Modes
(I
2
S, Left-Justified,
Right-Justified)
48 kHz
Master and slave
96 kHz
Master and slave
192 kHz
Master and slave
The output control registers allow the user to control clock
polarities, clock frequencies, clock types, and data format. In all
modes except for the right-justified modes (MSB delayed by 8,
12, or 16 bits), the serial port accepts an arbitrary number of
bits up to a limit of 24. Extra bits do not cause an error, but are
truncated internally. Proper operation of the right-justified modes
requires the LSB to align with the edge of the LRCLK. The default
settings of all serial port control registers correspond to 2-channel
I
2
S mode. All register settings apply to both master and slave
modes unless otherwise noted.
The function of each multipurpose pin in serial data port mode
is shown in Table 66. Pin MP0 to Pin MP5 support digital data
input to the ADAU1401, and Pin MP6 to Pin MP11 handle digital
data output from the DSP. The configuration of the serial data
input port is set in the serial input control register (Table 52), and
f
S
8-Channel TDM
Master and slave
Master and slave
Slave only
the configuration of the corresponding output port is controlled
with the serial output control register (Table 50). The clocks of
the input port function only as slaves, whereas the output port
clocks can be set to function as either masters or slaves. The
INPUT_LRCLK (MP4) and INPUT_BCLK (MP5) pins are
used to clock the SDATA_INx (MP0 to MP3) signals, and the
OUTPUT_LRCLK (MP10) and OUTPUT_BCLK (MP11) pins
are used to clock the SDATA_OUTx (MP6 to MP9) signals.
If an external ADC is connected as a slave to the ADAU1401,
use both the input and output port clocks. The OUTPUT_LRCLK
(MP10) and OUTPUT_BCLK (MP11) pins must be set to master
mode and connected externally to the INPUT_LRCLK (MP4)
and INPUT_BCLK (MP5) pins as well as to the external ADC
clock input pins. The data is output from the external ADC into
the SigmaDSP on one of the four SDATA_INx pins (MP0 to MP3).
Connections to an external DAC are handled exclusively with the
output port pins. The OUTPUT_LRCLK and OUTPUT_BCLK
pins can be set to function as either masters or slaves, and the
SDATA_OUTx pins are used to output data from the SigmaDSP
to the external DAC.
Table 67 describes the proper configurations for standard audio
data formats.
Table 66. Multipurpose Pin Serial Data Port Functions
Multipurpose Pin
Function
MP0
SDATA_IN0/TDM_IN
MP1
SDATA_IN1
MP2
SDATA_IN2
MP3
SDATA_IN3
MP4
INPUT_LRCLK (slave only)
MP5
INPUT_BCLK (slave only)
MP6
SDATA_OUT0/TDM_OUT
MP7
SDATA_OUT1
MP8
SDATA_OUT2
MP9
SDATA_OUT3
MP10
OUTPUT_LRCLK (master or slave)
MP11
OUTPUT_BCLK (master or slave)
Table 67. Data Format Configurations
Format
I
2
S (Figure 31)
LRCLK Polarity
Frame begins on falling edge
LRCLK
Type
Clock
BCLK Polarity
Data changes on falling edge
MSB Position
Delayed from LRCLK edge
by 1 BCLK
Aligned with LRCLK edge
Delayed from LRCLK edge
by 8, 12, or 16 BCLKs
Delayed from start of word clock
by 1 BCLK
Delayed from start of word clock
by 1 BCLK
Left-Justified (Figure 32)
Right-Justified (Figure 33)
Frame begins on rising edge
Frame begins on rising edge
Clock
Clock
Data changes on falling edge
Data changes on falling edge
TDM with Clock (Figure 34)
Frame begins on falling edge
Clock
Data changes on falling edge
TDM with Pulse (Figure 35)
Frame begins on rising edge
Pulse
Data changes on falling edge
相關PDF資料 |
PDF描述 |
|---|---|
| ADAU1513 | Class-D Audio Power Stage |
| ADAU1513ACPZ | Class-D Audio Power Stage |
| ADAU1513ACPZ-RL | Class-D Audio Power Stage |
| ADAU1513ACPZ-RL7 | Class-D Audio Power Stage |
| ADAU1513ASVZ | Class-D Audio Power Stage |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| ADAU1421YSTZ | 制造商:Analog Devices 功能描述: |
| ADAU1421YSTZ-REEL | 制造商:Analog Devices 功能描述: |
| ADAU1442 | 制造商:AD 制造商全稱:Analog Devices 功能描述:SigmaDSP Digital Audio Processor |
| ADAU1442YSVZ-3A | 功能描述:IC SIGMADSP 28B 175MHZ 100TQFP RoHS:是 類別:集成電路 (IC) >> 線性 - 音頻處理 系列:SigmaDSP® 其它有關文件:STA321 View All Specifications 標準包裝:1 系列:Sound Terminal™ 類型:音頻處理器 應用:數(shù)字音頻 安裝類型:表面貼裝 封裝/外殼:64-LQFP 裸露焊盤 供應商設備封裝:64-LQFP EP（10x10） 包裝:Digi-Reel® 其它名稱:497-11050-6 |
| ADAU1442YSVZ-3A-RL | 功能描述:IC SIGMADSP 28B 175MHZ 100TQFP RoHS:是 類別:集成電路 (IC) >> 線性 - 音頻處理 系列:SigmaDSP® 其它有關文件:STA321 View All Specifications 標準包裝:1 系列:Sound Terminal™ 類型:音頻處理器 應用:數(shù)字音頻 安裝類型:表面貼裝 封裝/外殼:64-LQFP 裸露焊盤 供應商設備封裝:64-LQFP EP（10x10） 包裝:Digi-Reel® 其它名稱:497-11050-6 |
發(fā)布緊急采購，3分鐘左右您將得到回復。