- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373977 > ADCMP581BCP (ANALOG DEVICES INC) Ultrafast SiGe Voltage Comparator PDF資料下載
參數(shù)資料
| 型號(hào)： | ADCMP581BCP |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | 運(yùn)動(dòng)控制電子 |
| 英文描述： | Ultrafast SiGe Voltage Comparator |
| 中文描述： | COMPARATOR, 5000 uV OFFSET-MAX, QCC16 |
| 封裝： | MO-220-VEED-2, LFCSP-16 |
| 文件頁(yè)數(shù)： | 13/16頁(yè) |
| 文件大小： | 284K |
| 代理商： | ADCMP581BCP |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)當(dāng)前第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)
Preliminary Technical Data
ADCMP580/ADCMP581/ADCMP582
TIMING INFORMATION
Figure 26 shows the ADCMP580/ADCMP581/ADCMP582 compare and latch timing relationships. Table 4 provides a definition of the
terms shown in the figure.
Rev. PrA | Page 13 of 16
50%
50%
V
N
± V
OS
50%
DIFFERENTIAL
INPUT VOLTAGE
LATCH ENABLE
Q OUTPUT
Q OUTPUT
LATCH ENABLE
t
H
t
PDL
t
PDH
t
PLOH
t
PLOL
t
R
t
F
V
N
V
OD
t
S
t
PL
0
Figure 26. Comparator Timing Diagram
Table 4. Timing Descriptions
Symbol
Timing
t
PDH
Input to output high
delay
t
PDL
Input to output low
delay
t
PLOH
Latch enable to output
high delay
t
PLOL
Latch enable to output
low delay
t
H
Minimum hold time
Description
Propagation delay measured from the time the input signal crosses the reference (± the input offset
voltage) to the 50% point of an output low-to-high transition.
Propagation delay measured from the time the input signal crosses the reference (± the input offset
voltage) to the 50% point of an output high-to-low transition.
Propagation delay measured from the 50% point of the Latch Enable signal low-to-high transition to
the 50% point of an output low-to-high transition.
Propagation delay measured from the 50% point of the Latch Enable signal low-to-high transition to
the 50% point of an output high-to-low transition.
Minimum time after the negative transition of the Latch Enable signal that the input signal must
remain unchanged to be acquired and held at the outputs.
Minimum time that the Latch Enable signal must be high to acquire an input signal change.
t
PL
Minimum latch enable
pulse width
Minimum setup time
t
S
Minimum time before the negative transition of the Latch Enable signal that an input signal change
must be present to be acquired and held at the outputs.
Amount of time required to transition from a low to a high output as measured at the 20% and 80%
points.
Amount of time required to transition from a high to a low output as measured at the 20% and 80%
points.
Difference between the input voltages V
P
and V
N
.
t
R
Output rise time
t
F
Output fall time
V
OD
Voltage overdrive
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ADCMP603BCPZ-WP | Rail-to-Rail, Very Fast, 2.5 V to 5.5 V, Single-Supply TTL/CMOS Comparator |
| ADCMP603 | Rail-to-Rail, Very Fast, 2.5 V to 5.5 V, Single-Supply TTL/CMOS Comparator |
| ADCMP603BCPZ-R2 | Rail-to-Rail, Very Fast, 2.5 V to 5.5 V, Single-Supply TTL/CMOS Comparator |
| ADCMP603BCPZ-R7 | Rail-to-Rail, Very Fast, 2.5 V to 5.5 V, Single-Supply TTL/CMOS Comparator |
| ADCMP604 | Rail-to-Rail, Very Fast, 2.5 V to 5.5 V, Single-Supply LVDS Comparators |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADCMP581BCP-R2 | 制造商:Rochester Electronics LLC 功能描述: 制造商:Analog Devices 功能描述: |
| ADCMP581BCP-RL7 | 制造商:Analog Devices 功能描述:Comparator Single ±5.5V 16-Pin LFCSP EP T/R |
| ADCMP581BCP-WP | 制造商:Rochester Electronics LLC 功能描述: 制造商:Analog Devices 功能描述: |
| ADCMP581BCPZ-R2 | 功能描述:IC COMPARATOR ECL UFAST 16-LFCSP RoHS:是 類別:集成電路 (IC) >> 線性 - 比較器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,500 系列:- 類型:通用 元件數(shù):1 輸出類型:CMOS，推挽式，滿擺幅，TTL 電壓 - 電源，單路/雙路(±):2.5 V ~ 5.5 V，±1.25 V ~ 2.75 V 電壓 - 輸入偏移（最小值）:5mV @ 5.5V 電流 - 輸入偏壓（最小值）:1pA @ 5.5V 電流 - 輸出（標(biāo)準(zhǔn)）:- 電流 - 靜態(tài)（最大值）:24µA CMRR, PSRR（標(biāo)準(zhǔn)）:80dB CMRR，80dB PSRR 傳輸延遲（最大）:450ns 磁滯:±3mV 工作溫度:-40°C ~ 85°C 封裝/外殼:6-WFBGA，CSPBGA 安裝類型:表面貼裝 包裝:管件 其它名稱:Q3554586 |
| ADCMP581BCPZ-RL7 | 功能描述:IC COMPARATOR ECL UFAST 16-LFCSP RoHS:是 類別:集成電路 (IC) >> 線性 - 比較器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,500 系列:- 類型:通用 元件數(shù):1 輸出類型:CMOS，推挽式，滿擺幅，TTL 電壓 - 電源，單路/雙路(±):2.5 V ~ 5.5 V，±1.25 V ~ 2.75 V 電壓 - 輸入偏移（最小值）:5mV @ 5.5V 電流 - 輸入偏壓（最小值）:1pA @ 5.5V 電流 - 輸出（標(biāo)準(zhǔn)）:- 電流 - 靜態(tài)（最大值）:24µA CMRR, PSRR（標(biāo)準(zhǔn)）:80dB CMRR，80dB PSRR 傳輸延遲（最大）:450ns 磁滯:±3mV 工作溫度:-40°C ~ 85°C 封裝/外殼:6-WFBGA，CSPBGA 安裝類型:表面貼裝 包裝:管件 其它名稱:Q3554586 |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。