- 您現在的位置：買賣IC網 > PDF目錄373982 > ADF4113HVBRUZ (ANALOG DEVICES INC) High Voltage Charge Pump, PLL Synthesizer PDF資料下載
參數資料
| 型號： | ADF4113HVBRUZ |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | XO, clock |
| 英文描述： | High Voltage Charge Pump, PLL Synthesizer |
| 中文描述： | PLL FREQUENCY SYNTHESIZER, 3700 MHz, PDSO16 |
| 封裝： | LEAD FREE, MO-153AB, TSSOP-16 |
| 文件頁數： | 15/20頁 |
| 文件大小： | 385K |
| 代理商： | ADF4113HVBRUZ |
ADF4113HV
APPLICATIONS
Rev. 0 | Page 15 of 20
ADF4113HV
2.7k
VCO
GND
18
100pF
100pF
18
18
RF
OUT
FREF
IN
51
100pF
100pF
RF
IN
A
RF
IN
B
R
SET
REF
IN
CP
CE
CLK
DATA
LE
SPI-COMPATIBLE SERIAL BUS
MUXOUT
LOCK
DETECT
INPUT OUTPUT
2
14
6
5
1
8
LOOP
FILTER
NOTES
1. POWER SUPPLY CONNECTIONS AND DECOUPLING
CAPACITORS ARE OMITTED FOR CLARITY.
AD5320
12-BIT
V-OUT DAC
0
Figure 23. Driving the R
SET
Pin with a Digital-to-Analog Converter
USING A DIGITIAL-TO-ANALOG CONVERTER TO
DRIVE THE R
SET
PIN
A digital-to-analog converter (DAC) can be used to drive the
R
SET
pin of the ADF4113HV, thus increasing the level of control
over the charge pump current (I
CP
). This can be advantageous in
wideband applications where the sensitivity of the VCO varies
over the tuning range. To compensate for this, I
CP
can be varied
to maintain good phase margin and ensure loop stability. See
Figure 23 for this configuration.
INTERFACING
The ADF4113HV has a simple SPI-compatible serial interface
for writing to the device. CLK, DATA, and LE control the data
transfer. When latch enable (LE) goes high, the 24 bits that have
been clocked into the input register on each rising edge of CLK
are transferred to the appropriate latch. See Figure 2 for the
timing diagram and Table 6 for the latch truth table.
The maximum allowable serial clock rate is 20 MHz. This
means that the maximum update rate possible for the device
is 833 kHz, or one update every 1.2 μs. This rate is more than
adequate for systems that have typical lock times in the
hundreds of microseconds.
ADuC812 Interface
Figure 24 shows the interface between the ADF4113HV and the
ADuC812 MicroConverter. Because the ADuC812 is based on
an 8051 core, this interface can be used with any 8051-based
microcontroller. The MicroConverter is set up for SPI master
mode with CPHA = 0. To initiate the operation, the I/O port
driving LE is brought low. Each latch of the ADF4113HV needs
a 24-bit word. This is accomplished by writing three 8-bit bytes
from the MicroConverter to the device. When the third byte
has been written, the LE input should be brought high to
complete the transfer.
I/O port lines on the ADuC812 are also used to control power-
down (CE input), and to detect lock (MUXOUT configured as
lock detect and polled by the port input).
When the ADuC812 is operating in the SPI master mode, the
maximum SCLOCK rate of the ADuC812 is 4 MHz. This
means that the maximum rate at which the output frequency
can be changed is 166 kHz.
SCLOCK
MOSI
I/O PORTS
ADuC812
CLK
DATA
LE
CE
MUXOUT
(LOCK DETECT)
ADF4113HV
0
Figure 24. ADuC812 to ADF4113HV Interface
相關PDF資料 |
PDF描述 |
|---|---|
| ADF4113HVBRUZ-RL | High Voltage Charge Pump, PLL Synthesizer |
| ADF4113HVBRUZ-RL7 | High Voltage Charge Pump, PLL Synthesizer |
| ADF4116 | PLL Frequency Synthesizer(PLL頻率合成器) |
| ADF4118 | RF PLL Frequency Synthesizers |
| ADF4117BCP | BATT LITHIUM COIN 3V 48MAH COIN-W/LEGS 12.5MM |
相關代理商/技術參數 |
參數描述 |
|---|---|
| ADF4113HVBRUZ-RL | 功能描述:IC CHARGE PUMP HV SYNTH 16-TSSOP RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發生器，PLL，頻率合成器 系列:- 標準包裝:1,000 系列:Precision Edge® 類型:時鐘/頻率合成器 PLL:無 輸入:CML，PECL 輸出:CML 電路數:1 比率 - 輸入:輸出:2:1 差分 - 輸入:輸出:是/是 頻率 - 最大:10.7GHz 除法器/乘法器:無/無 電源電壓:2.375 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-VFQFN 裸露焊盤，16-MLF? 供應商設備封裝:16-MLF?（3x3） 包裝:帶卷 (TR) 其它名稱:SY58052UMGTRSY58052UMGTR-ND |
| ADF4113HVBRUZ-RL7 | 功能描述:IC CHARGE PUMP HV SYNTH 16-TSSOP RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發生器，PLL，頻率合成器 系列:- 標準包裝:1,000 系列:Precision Edge® 類型:時鐘/頻率合成器 PLL:無 輸入:CML，PECL 輸出:CML 電路數:1 比率 - 輸入:輸出:2:1 差分 - 輸入:輸出:是/是 頻率 - 最大:10.7GHz 除法器/乘法器:無/無 電源電壓:2.375 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-VFQFN 裸露焊盤，16-MLF? 供應商設備封裝:16-MLF?（3x3） 包裝:帶卷 (TR) 其它名稱:SY58052UMGTRSY58052UMGTR-ND |
| ADF4113HVSD1Z | 制造商:Analog Devices 功能描述:- Rail/Tube |
| ADF4116 | 制造商:AD 制造商全稱:Analog Devices 功能描述:RF PLL Frequency Synthesizers |
| ADF4116_07 | 制造商:AD 制造商全稱:Analog Devices 功能描述:RF PLL Frequency Synthesizers |
發布緊急采購，3分鐘左右您將得到回復。