- 您現在的位置：買賣IC網 > PDF目錄373983 > ADF4217 (Analog Devices, Inc.) Dual RF PLL Frequency Synthesizers PDF資料下載
參數資料
| 型號： | ADF4217 |
| 廠商： | Analog Devices, Inc. |
| 元件分類： | XO, clock |
| 英文描述： | Dual RF PLL Frequency Synthesizers |
| 中文描述： | 雙射頻鎖相環頻率合成器 |
| 文件頁數： | 19/20頁 |
| 文件大小： | 227K |
| 代理商： | ADF4217 |
REV. 0
ADF4216/ADF4217/ADF4218
–19–
INTERFACING
The ADF4216/ADF4217/ADF4218 family has a simple SPI-
compatible serial interface for writing to the device. SCLK,
SDATA, and LE (Latch Enable) control the data transfer. When
LE goes high, the 22 bits that have been clocked into the input
register on each rising edge of SCLK will be transferred to the
appropriate latch. See Figure 1 for the Timing Diagram and
Table I for the Latch Truth Table.
The maximum allowable serial clock rate is 20 MHz. This
means that the maximum update rate possible for the device is
909 kHz or one update every 1.1 ms. This is certainly more than
adequate for systems that will have typical lock times in hun-
dreds of microseconds.
ADuC812 Interface
Figure 9 shows the interface between the ADF421x family and
the ADuC812 microconverter. Since the ADuC812 is based on
an 8051 core, this interface can be used with any 8051-based
microcontroller. The microconverter is set up for SPI Master
Mode with CPHA = 0. To initiate the operation, the I/O port
driving LE is brought low. Each latch of the ADF421x family
needs a 22-bit word. This is accomplished by writing three 8-bit
bytes from the microconverter to the device. When the third
byte has been written, the LE input should be brought high to
complete the transfer.
On first applying power to the ADF421x family, it requires four
writes (one each to the R counter latch and the AB counter latch
for both RF1 and RF2 side) for the output to become active.
When operating in the mode described, the maximum SCLOCK
rate of the ADuC812 is 4 MHz. This means that the maximum
rate at which the output frequency can be changed will be about
180 kHz.
ADuC812
ADF4216/
ADF4217/
ADF4218
SCLK
SDATA
LE
MUXOUT
(LOCK DETECT)
SCLOCK
MOSI
I/O PORTS
Figure 9. ADuC812 to ADF421x Family Interface
ADSP-2181 Interface
Figure 10 shows the interface between the ADF421x family and
the ADSP-21xx Digital Signal Processor. As previously noted,
the ADF421x family needs a 22-bit serial word for each latch
write. The easiest way to accomplish this using the ADSP-21xx
family is to use the Autobuffered Transmit Mode of operation
with Alternate Framing. This provides a means for transmitting
an entire block of serial data before an interrupt is generated.
Set up the word length for eight bits and use three memory
locations for each 22-bit word. To program each 22-bit latch,
store the three 8-bit bytes, enable the Autobuffered mode and
then write to the transmit register of the DSP. This last opera-
tion initiates the autobuffer transfer.
ADSP-21xx
ADF4216/
ADF4217/
ADF4218
SCLK
SDATA
LE
MUXOUT
(LOCK DETECT)
SCLK
DT
I/O FLAG
TFS
Figure 10. ADSP-21xx to ADF421x Family Interface
相關PDF資料 |
PDF描述 |
|---|---|
| ADF4217BRU | Dual RF PLL Frequency Synthesizers |
| ADF4218 | Dual RF PLL Frequency Synthesizers |
| ADF4218BRU | Dual RF PLL Frequency Synthesizers |
| ADF4251 | Dual Fractional-N/Integer-N Frequency Synthesizer |
| ADF4251BCP | Dual Fractional-N/Integer-N Frequency Synthesizer |
相關代理商/技術參數 |
參數描述 |
|---|---|
| ADF4217BRU | 制造商:AD 制造商全稱:Analog Devices 功能描述:Dual RF PLL Frequency Synthesizers |
| ADF4217L | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:ADF4217L/18L/19L: Dual Low Power Frequency Synthesizers Data Sheet (Rev. B. 7/02) |
| ADF4217LBCC | 制造商:Analog Devices 功能描述:PLL Frequency Synthesizer Dual Up to 188MHz 24-Pin LGA |
| ADF4217LBCC-REEL | 制造商:Analog Devices 功能描述:PLL Frequency Synthesizer Dual Up to 188MHz 24-Pin LGA T/R |
| ADF4217LBCC-REEL7 | 制造商:Analog Devices 功能描述:PLL Frequency Synthesizer Dual Up to 188MHz 24-Pin LGA T/R |
發布緊急采購，3分鐘左右您將得到回復。