- 您現在的位置：買賣IC網 > PDF目錄373983 > ADF4251BCP (ANALOG DEVICES INC) Dual Fractional-N/Integer-N Frequency Synthesizer PDF資料下載
參數資料
| 型號： | ADF4251BCP |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | XO, clock |
| 英文描述： | Dual Fractional-N/Integer-N Frequency Synthesizer |
| 中文描述： | PLL FREQUENCY SYNTHESIZER, 3000 MHz, QCC24 |
| 封裝： | 4 X 4 MM, MO-200-VGGD2, LFCSP-24 |
| 文件頁數： | 23/28頁 |
| 文件大小： | 387K |
| 代理商： | ADF4251BCP |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁當前第23頁第24頁第25頁第26頁第27頁第28頁
REV. 0
ADF4251
–23–
When a power-down is activated, the following events occur:
1. All active IF dc current paths are removed.
2. The IF synthesizer counters are forced to their load state
conditions.
3. The IF charge pump is forced into three-state mode.
4. The IF digital lock detect circuitry is reset.
5. The IF
IN
input is debiased.
6. The input register remains active and capable of loading and
latching data.
IF Phase Detector Polarity
DB7 in the ADF4251 sets the IF phase detector polarity. When
the VCO characteristics are positive, this should be set to 1.
When they are negative, it should be set to 0.
IF Charge Pump Current Setting
DB8, DB9, and DB10 set the IF charge pump current setting.
This should be set to whatever charge pump current the loop
filter has been designed with (see Table VII).
IF Test Modes
These bits should be set to 0, 0 for normal operation.
RF Phase Resync
Setting the Phase Resync Bits [15, 14, 11] to 1, 1, 1 enables
the phase resync feature. With a fractional modulus of M, a
fractional-N PLL can settle with any one of (2 )/M valid
phase offsets with respect to the reference input. This is different
to integer-N (where the RF output always settles to the same
static phase offset with respect to the input reference, which is
zero ideally), but does not matter in most applications where all
that is required is consistent frequency lock.
For applications where a consistent phase relationship between
the output and reference is required (i.e., digital beamforming),
the ADF4251 fractional-N synthesizer can be used with the phase
resync feature enabled. This ensures that if the user programs
the PLL to jump from frequency (and Phase) A to frequency
(and Phase) B and back again to frequency A, the PLL will return
to the original phase (Phase A).
When enabled, it will activate every time the user programs
register R0 or R1 to set a new output frequency. However, if a
cycle slip occurs in the settling transient after the phase re-resync
operation, the phase resync will be lost. This can be avoided by
delaying the resync activation until the locking transient is close
to its final frequency. In the IF R Divider register, Bits R5[17
–
3]
are used to set a time interval from when the new channel is pro-
grammed to the time the resync is activated. Although the time
interval resolution available from the 15-bit IF R register is one
REF
IN
clock cycle, IF R should be programmed to be a value that
is an integer multiple of the programmed MOD value to set a
time interval that is at least as long as the RF PLL loop
’
s lock time.
For example, if REF
IN
= 26 MHz, MOD = 130 to give 200 kHz
output steps (F
RES
), and the RF loop has a settling time of 150 μs,
then IF R should be programmed to 3900, as:
150
MHz
￥
Note that if it is required to use the IF synthesizer with phase
resync enabled on the RF synth, the IF synth must operate with
a PFD frequency of 26 MHz/3900. In an application where the
IF synth is not required, the user should ensure that registers R4
26
3900
s
=
and R6 are not programmed so that the rest of the IF circuitry
remains in power-down.
DEVICE PROGRAMMING AFTER INITIAL POWER-UP
After initially applying power to the supply pins, there are three
ways to operate the device.
RF and IF Synthesizers Operational
All registers must be written to when powering up both the RF
and IF synthesizer.
RF Synthesizer Operational, IF Power-Down
It is necessary to write to registers R3, R2, R1, and R0 only
when powering up the RF synthesizer only. The IF side will
remain in power-down until registers R6, R5, R4, and R3 are
written to.
IF Synthesizer Operational, RF Power-Down
It is necessary to write only to registers R6, R5, R4, and R3 when
powering up the IF synthesizer only. The RF side will remain in
power-down until registers R3, R2, R1, and R0 are written to.
RF Synthesizer: An Example
The RF synthesizer should be programmed as follows:
RF
INT
FRAC
MOD
F
OUT
PFD
=
+
ê
ˉ￥
(4)
where
RF
OUT
= the RF frequency output,
INT
= the integer division
factor,
FRAC
= the fractionality, and
MOD
= the modulus.
F
REF
D
R
PFD
IN
=
￥
+
ê
ˉ
1
(5)
where
REF
IN
= the reference frequency input,
D
= the RF
REF
IN
Doubler Bit, and
R
= the RF reference division factor.
For example, in a GSM 1800 system where 1.8 GHz RF frequency
output (RF
OUT
) is required, a 13 MHz reference frequency input
(
REF
IN
) is available and a 200 kHz channel resolution (
F
RES
) is
required on the RF output.
MOD
REF
F
MHz
kHz
MOD
IN
RES
=
=
=
13
200
65
So, from Equation 5:
F
MHz
PFD
=
￥
1
=
=
￥ê
ˉ
13
1 0
13
1. GHz
13
MHz
MHz
INT+FRAC
65
where
INT
= 138 and
FRAC
= 30.
IF Synthesizer: An Example
The IF synthesizer should be programmed as follows:
(
where
IF
OUT
= the output frequency of external voltage controlled
oscillator (VCO),
P
= the IF prescaler,
B
= the B counter value,
and
A
= the A counter value.
Equation 5 applies in this example as well.
IF
P
B
A
F
OUT
PFD
=
￥
)
+
[
]
￥
(6)
相關PDF資料 |
PDF描述 |
|---|---|
| ADF4251BCP-REEL | Dual Fractional-N/Integer-N Frequency Synthesizer |
| ADF4251BCP-REEL7 | Dual Fractional-N/Integer-N Frequency Synthesizer |
| ADF4252BCP | Dual Fractional-N/Integer-N Frequency Synthesizer |
| ADF4252BCP-REEL | Dual Fractional-N/Integer-N Frequency Synthesizer |
| ADF4252BCP-REEL7 | Dual Fractional-N/Integer-N Frequency Synthesizer |
相關代理商/技術參數 |
參數描述 |
|---|---|
| ADF4251BCP-REEL | 制造商:AD 制造商全稱:Analog Devices 功能描述:Dual Fractional-N/Integer-N Frequency Synthesizer |
| ADF4251BCP-REEL7 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Dual Fractional-N/Integer-N Frequency Synthesizer |
| ADF4252 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Dual Fractional-N/Integer-N Frequency Synthesizer |
| ADF4252BCP | 制造商:Analog Devices 功能描述:PLL Frequency Synthesizer Dual 24-Pin LFCSP EP 制造商:Rochester Electronics LLC 功能描述:1000-2500MHZ FRAC-N PLL - Bulk 制造商:Analog Devices 功能描述:IC SYNTHESIZER PLL |
| ADF4252BCP-REEL | 制造商:Analog Devices 功能描述:PLL Frequency Synthesizer Dual 24-Pin LFCSP EP T/R |
發布緊急采購，3分鐘左右您將得到回復。