欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數(shù)資料
型號(hào): ADF4252BCP-REEL
廠商: ANALOG DEVICES INC
元件分類: XO, clock
英文描述: Dual Fractional-N/Integer-N Frequency Synthesizer
中文描述: PLL FREQUENCY SYNTHESIZER, 3000 MHz, QCC24
封裝: MO-220-VGGD, LFCSP-24
文件頁數(shù): 24/28頁
文件大小: 384K
代理商: ADF4252BCP-REEL
REV. B
–24–
ADF4252
So, from Equation 5:
F
MHz
PFD
=
×
1
=
=
×
13
1 0
13
1. GHz
13
MHz
MHz
INT+FRAC
65
where
INT
= 138 and
FRAC
= 30.
IF Synthesizer: An Example
The IF synthesizer should be programmed as follows:
(
IF
P
B
A
F
OUT
PFD
=
×
)
+
[
]
×
(6)
where
IF
OUT
= the output frequency of external voltage controlled
oscillator (VCO),
P
= the IF prescaler,
B
= the B counter value,
and
A
= the A counter value.
Equation 5 applies in this example as well.
For example, in a GSM1800 system, where 540 MHz IF fre-
quency output (IF
OUT
) is required, a 13 MHz reference frequency
input (REF
IN
) is available and a 200 kHz channel resolution
(F
RES
) is required on the IF output. The prescaler is set to 16/17.
IF REF
IN
doubler is disabled.
By Equation 5,
200
13
1 0
R
kHz
MHz
=
×
if
R
= 65.
By Equation 6,
540
200
16
(
MHz
kHz
=
×
×
)
+
[
]
B
A
if
B
= 168 and
A
= 12.
Modulus
The choice of modulus (MOD) depends on the reference signal
(REF
IN
) available and the channel resolution (F
RES
) required at
the RF output. For example, a GSM system with 13 MHz
REF
IN
would set the modulus to 65. This means that the RF
output resolution (F
RES
) is the 200 kHz (13 MHz/65) necessary
for GSM.
Reference Doubler and Reference Divider
There is a reference doubler on-chip, which allows the input
reference signal to be doubled. This is useful for increasing the
PFD comparison frequency. Making the PFD frequency higher
improves the noise performance of the system. Doubling the
PFD frequency will usually result in an improvement in noise
performance of 3 dB. It is important to note that the PFD can-
not be operated above 30 MHz due to a limitation in the speed
of the - circuit of the N divider.
12-Bit Programmable Modulus
Unlike most other fractional-N PLLs, the ADF4252 allows the
user to program the modulus over a 12-bit range. This means
that the user can set up the part in many different configurations
for a specific application, when combined with the reference
doubler and the 4-bit R counter.
For example, in an application that requires 1.75 GHz RF and
200 kHz channel step resolution, the system has a 13 MHz
reference signal.
One possible setup is feeding the 13 MHz directly to the PFD
and programming the modulus to divide by 65. This results in
the required 200 kHz resolution.
Another possible setup is using the reference doubler to create
26 MHz from the 13 MHz input signal. This 26 MHz is then
fed into the PFD. The modulus is now programmed to divide by
130, which also results in 200 kHz resolution. This offers supe-
rior phase noise performance over the previous setup.
The programmable modulus is also very useful for multistandard
applications. If a dual-mode phone requires PDC and GSM1800
standards, the programmable modulus is a huge benefit. PDC
requires 25 kHz channel step resolution, whereas GSM1800
requires 200 kHz channel step resolution. A 13 MHz reference
signal could be fed directly to the PFD. The modulus would
then be programmed to 520 when in PDC mode (13 MHz /520 =
25 kHz). The modulus would be reprogrammed to 65 for
GSM1800 operation (13 MHz/65 = 200 kHz). It is important
that the PFD frequency remains constant (13 MHz). This allows
the user to design one loop filter that can be used in both setups
without any stability issues. It is the ratio of the RF frequency to
the PFD frequency that affects the loop design. Keeping this
relationship constant, and instead changing the modulus factor,
results in a stable filter.
Spurious Optimization and Fastlock
As mentioned in the Noise and Spur Setting section, the part can
be optimized for spurious performance. However, in fastlocking
applications, the loop bandwidth needs to be wide. Therefore,
the filter does not provide much attenuation of the spurious. The
programmable charge pump can be used to avoid this issue. The
filter is designed for a narrow-loop bandwidth so that steady-state
spurious specifications are met. This is designed using the low-
est charge pump current setting. To implement fastlock during
a frequency jump, the charge pump current is set to the maxi-
mum setting for the duration of the jump. This has the effect of
widening the loop bandwidth, which improves lock time. When the
PLL has locked to the new frequency, the charge pump is again
programmed to the lowest charge pump current setting. This
will narrow the loop bandwidth to its original cutoff frequency
to allow for better attenuation of the spurious than the wide-loop
bandwidth.
Spurious Signals
Predicting Where They Will Appear
Just as in integer-N PLLs, spurs will appear at PFD frequency
offsets on either side of the carrier (and multiples of the PFD
frequency). In a fractional-N PLL, spurs will also appear at
frequencies equal to the RF
OUT
channel step resolution (F
RES
).
The ADF4252 uses a high order fractional interpolator engine,
which results in spurs also appearing at frequencies equal to
half ofthe channel step resolution. For example, examine the
GSM1800 setup with a 26 MHz PFD and 200 kHz resolution.
Spurs will appear at
±
26 MHz from the RF carrier (at an
extremely low level due to filtering). Also, there will be spurs at
±
200 kHz from the RF carrier. Due to the fractional interpolator
architecture used in the ADF4252, spurs will also appear at
相關(guān)PDF資料
PDF描述
ADF4252BCP-REEL7 Dual Fractional-N/Integer-N Frequency Synthesizer
ADF4360-3BCP Integrated Synthesizer and VCO
ADF4360-4BCP Integrated Synthesizer and VCO
ADF4360-1BCP Integrated Synthesizer and VCO
ADF4360-2 Integrated Synthesizer and VCO
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADF4252BCP-REEL7 制造商:Analog Devices 功能描述:PLL Frequency Synthesizer Dual 24-Pin LFCSP EP T/R
ADF4252BCPZ 功能描述:IC PLL FREQ SYNTHESIZER 24-LFCSP RoHS:是 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 時(shí)鐘發(fā)生器,PLL,頻率合成器 系列:- 標(biāo)準(zhǔn)包裝:2,000 系列:- 類型:PLL 頻率合成器 PLL:是 輸入:晶體 輸出:時(shí)鐘 電路數(shù):1 比率 - 輸入:輸出:1:1 差分 - 輸入:輸出:無/無 頻率 - 最大:1GHz 除法器/乘法器:是/無 電源電壓:4.5 V ~ 5.5 V 工作溫度:-20°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-LSSOP(0.175",4.40mm 寬) 供應(yīng)商設(shè)備封裝:16-SSOP 包裝:帶卷 (TR) 其它名稱:NJW1504V-TE1-NDNJW1504V-TE1TR
ADF4252BCPZ-R7 功能描述:IC PLL FREQ SYNTHESIZER 24LFCSP RoHS:是 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 時(shí)鐘發(fā)生器,PLL,頻率合成器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:Precision Edge® 類型:時(shí)鐘/頻率合成器 PLL:無 輸入:CML,PECL 輸出:CML 電路數(shù):1 比率 - 輸入:輸出:2:1 差分 - 輸入:輸出:是/是 頻率 - 最大:10.7GHz 除法器/乘法器:無/無 電源電壓:2.375 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-VFQFN 裸露焊盤,16-MLF? 供應(yīng)商設(shè)備封裝:16-MLF?(3x3) 包裝:帶卷 (TR) 其它名稱:SY58052UMGTRSY58052UMGTR-ND
ADF4252BCPZ-RL 功能描述:IC PLL FREQ SYNTHESIZER 24LFCSP RoHS:是 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 時(shí)鐘發(fā)生器,PLL,頻率合成器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:Precision Edge® 類型:時(shí)鐘/頻率合成器 PLL:無 輸入:CML,PECL 輸出:CML 電路數(shù):1 比率 - 輸入:輸出:2:1 差分 - 輸入:輸出:是/是 頻率 - 最大:10.7GHz 除法器/乘法器:無/無 電源電壓:2.375 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-VFQFN 裸露焊盤,16-MLF? 供應(yīng)商設(shè)備封裝:16-MLF?(3x3) 包裝:帶卷 (TR) 其它名稱:SY58052UMGTRSY58052UMGTR-ND
ADF4350 制造商:AD 制造商全稱:Analog Devices 功能描述:Wideband Synthesizer with Integrated VCO
主站蜘蛛池模板: 丹凤县| 汤阴县| 团风县| 莒南县| 昌江| 大城县| 缙云县| 保康县| 汉寿县| 靖宇县| 阳城县| 察隅县| 凤山县| 仙游县| 竹北市| 尤溪县| 安塞县| 白城市| 天峻县| 化德县| 新田县| 和静县| 阿尔山市| 齐河县| 星子县| 清新县| 宾阳县| 鹤山市| 汉中市| 南岸区| 金沙县| 壤塘县| 永宁县| 上思县| 孝感市| 微博| 赫章县| 湘潭市| 呼图壁县| 南华县| 临海市|